Transconductance / Drain Current Based Sensitivity Analysis for Analog CMOS Integrated Circuits - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2013

Transconductance / Drain Current Based Sensitivity Analysis for Analog CMOS Integrated Circuits

Résumé

Recent studies have shown that transistor variability and ageing phenomena are responsible for variation of transconductance (gm) and drain current (ID) in MOSFETs. It is therefore important to perform sensitivity analysis at the earliest design stage in order to minimize effects of ageing. It is however not trivial to perform sensitivity analysis analytically because the 1-V characteristics of modern transistors can not modeled without using complicated expressions. In this paper, We propose a technique that utilizes the transconductance-to-drain current ratio (gm/ID) of a transistor to captures the sensitivity of a circuit. This technique is applicable to transistors biased in all regions of operations. To explore the effectiveness of the proposed technique in practical circuit design, the sensitivity of a common source amplifier is analyzed. The proposed technique has an accuracy of ± 15 % between 4 <; gm/ID<; 28.
Fichier principal
Vignette du fichier
Ou, Ferreira - Transconductance Drain Current Based Sensitivity Analysis for Analog CMOS Integrated Circuits - 2013.pdf (313.65 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-01222134 , version 1 (05-10-2022)

Identifiants

Citer

Jack Ou, Pietro Maris Ferreira. Transconductance / Drain Current Based Sensitivity Analysis for Analog CMOS Integrated Circuits. IEEE New Circuits Syst. Conf. (NEWCAS), Jun 2013, Paris, France. ⟨10.1109/NEWCAS.2013.6573605⟩. ⟨hal-01222134⟩
25 Consultations
224 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More