

# 

Jack Ou, Pietro M. Ferreira, Pietro M. Ferreira, Jui-Chu Lee

## ▶ To cite this version:

Jack Ou, Pietro M. Ferreira, Pietro M. Ferreira, Jui-Chu Lee. Experimental Demonstration of  $<\!i>\!g<\!sub>\!m<\!/sub><\!/i>\!>I<\!sub>\!D<\!/sub><\!/i>\!> Based Noise Analysis. Circuits and Systems, 2014, 05 (04), pp.69-75. <math display="inline">10.4236/cs.2014.54009$ . hal-01222130v2

# HAL Id: hal-01222130 https://hal.science/hal-01222130v2

Submitted on 13 Jul 2022

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.





# Experimental Demonstration of $g_m/I_D$ Based Noise Analysis

# Jack Ou<sup>1</sup>, Pietro M. Ferreira<sup>2</sup>, Jui-Chu Lee<sup>3</sup>

<sup>1</sup>Department of Engineering Science, Sonoma State University, Rohert Park, USA

<sup>2</sup>IEMN, UMR CNRS 8520 Department of DHS, University of Lille, Lille, France

<sup>3</sup>IBM Microelectronics Essex Junction, New York, USA

Email: jack.ou@sonoma.edu, maris@ieee.org, juichu@us.ibm.com

Received 20 January 2014; revised 20 February 2014; accepted 28 February 2014

Copyright © 2014 by authors and Scientific Research Publishing Inc.

This work is licensed under the Creative Commons Attribution International License (CC BY).

http://creativecommons.org/licenses/by/4.0/



Open Access

#### **Abstract**

Recent studies using BSIM3 models have suggested that noise depends on the transconductance-to-drain ratio  $(g_m/I_D)$  of a transistor. However, to the best of our knowledge, no experimental result demonstrating  $g_m/I_D$  dependent noise previously observed in simulation is available in the literature. This paper examines the underlying principles that make it possible to analyze noise using  $g_m/I_D$  based noise analysis. Qualitative discussion of normalized noise is presented along with experimental results from a 130 nm CMOS process. A close examination of the experimental results reveals that the device noise is width independent from 1 Hz to 10 kHz. Moreover, noise increases as  $g_m/I_D$  is reduced. The experiment observation that noise is width independent makes it possible for circuit designers to generate normalized parameters that are used to study noise intuitively and accurately.

#### **Keywords**

 $g_m/I_D$  Design Methodology; Noise Analysis; Flicker Noise

#### 1. Introduction

In integrated circuits, noise phenomena are caused by small current and voltage fluctuations that are generated within the devices themselves. At low frequencies, the noise spectrum is dominated by the flicker noise. At high frequencies, the noise spectrum is dominated by the thermal noise. The study of noise is important because it ultimately determines the smallest signal that a circuit can amplified without significant deterioration in signal quality [1].

From a designer's perspective, noise is a property of the circuit that must be designed carefully along with other circuit parameters such as gain, power dissipation, speed, and linearity. Noise analysis is particularly challenging in sub-micron CMOS circuit design because it involves parameters that depend on the bias condition of a transistor as well as the geometry of a transistor. In the absence of an easy-to-use model for accurate back-of-the-envelope noise calculation, designers often explore design space using arduous circuit simulations. Over-reliance on circuit simulator can be problematic, potentially luring inexperienced designers to dive into simulation without understanding basic trade-offs in properly optimized circuits.

#### 1.1. A Brief Overview of Related Work

In 1996, Silveira *et al.* proposed a powerful transconductance-to-drain current  $(g_m/I_D)$  technique that has since become the basis of many later developments in structured analog circuit design [2]. The so-called " $g_m/I_D$  design approach" was originally developed to help designers to size up transistors quickly with good accuracy and to calculate parameters such as small signal gain and bandwidth. Recently, it has found applications in large signal behavior of a power amplifier [3], phase noise optimization of an LC oscillator [4], MOSFET nonlinearity characterization [5], MOSFET variability and ageing degradations [6]. A simple  $g_m/I_D$  CAD tool has also been developed recently to optimize analog circuits without lengthy simulations [7]. A book dedicated to  $g_m/I_D$  methodology has also been published [8].

A  $g_m/I_D$  based noise analysis was reported in 2011 [9]. Bias dependent thermal noise coefficient  $(\gamma)$  and device noise corner frequency  $(f_{co})$  were used to characterize MOSFET noise. In 2012, Alvarez and Abusleme published a formulation of  $g_m/I_D$  based noise analysis using normalized noise power instead of  $\gamma$  and  $f_{co}$  [10]. In [10], noise curves for a set of transistors are pre-computed by means of SPICE simulations, scaled for the appropriate device parameters using the  $g_m/I_D$  technique, and finally, noise is computed using interpolations within the curves. The work in [10] was applied in the context of charge amplifiers in [11].

#### 1.2. Main Contributions of This Paper

To the best of our knowledge, what is currently known in the literature with respect to  $g_m/I_D$  based noise analysis is derived from either HSPICE analysis [10] or BSIM simulation ([9] and [11]). According to a study conducted by Rhayem *et al.* [12], each noise model has a different accuracy with respect to measured data. For example, the SPICE noise model is not accurate for all regions of operation for both NMOS and PMOS. The HSPICE noise model cannot predict noise accurately for PMOS. For NMOS, the model can be used if a subcircuit includes access resistances and their excess noise sources. Even though the BSIM3v3 noise model is more accurate than either the SPICE noise model or HSPICE noise model, the most accurate portrayal of a device's noise is through measurement.

This paper presents an experimental study of  $g_m/I_D$  based noise. In particular, we present wafer measurement data from a 130 nm CMOS process utilizing both NMOS and PMOS transistors. Two experimental results are presented. *First*, we present the experimental data to show that the normalized noise is independent of a transistor's gate width. *Second*, we present the experimental data to show that the normalized noise increases as a transistor's  $g_m/I_D$  is reduced.


The organization of this paper is as follows: Section 2 provides a review of  $g_m/I_D$  analysis, followed by a discussion of thermal noise and flicker noise in the context of  $g_m/I_D$  based noise analysis. Section 3 shows the experimental results on  $g_m/I_D$  noise. Finally, we present our conclusions.

## 2. Formulation of Noise Measurement

We begin this section with a review of fundamentals of  $g_m/I_D$  analysis. We point out in this section that noise current  $\left(\overline{i_n^2}\right)$  of an MOS transistor is width dependent, it is therefore *not* a valid  $g_m/I_D$  parameter. In order to make the noise current a valid  $g_m/I_D$  parameter, we normalize the noise by dividing  $\overline{i_n^2}$  by  $g_m$ . The details are shown below.

# 2.1. Fundamentals of $g_m/I_D$ Analysis

The  $g_m/I_D$  principle is applicable to parameters which are independent of the width (W) of a transistor. **Figure 1** shows a transistor with a transconductance  $(g_m)$ , a drain-to-source conductance  $g_{ds}$ , and a current



**Figure 1.** Transistors biased at the same  $g_m/I_D$ .

 $(I_D)$  biased at a gate-to-source voltage  $(V_{GS})$  and a drain-to-source  $(V_{DS})$ . If an identical device is connected in parallel so both devices are biased at the same  $V_{GS}$  and  $V_{DS}$ , both devices have the same  $g_m$ ,  $g_{dS}$  and the same  $I_D$ . Since the devices are connected in parallel, they can be treated as one device with an aspect ratio of 2W/L. The effective transconductance over current ratio is  $g_m/I_D$  for both the merged device and the stand alone device because  $g_m$  and  $I_D$  are doubled. The drain-to-source conductance is also doubled for the merged device. Therefore the intrinsic gain  $(g_m/g_{ds})$  is identical for both the stand alone device and the merged device. As long as transistors are biased at the same  $g_m/I_D$ , they will have the same  $g_m/g_{ds}$ . This observation is true for any two parameters whose ratio depend solely on the  $g_m/I_D$  and not on the width of a transistor. Once a transistor of a given W is characterized over a range of  $g_m/I_D$ , the  $g_m/I_D$  based parameters can be generalized to a transistor of an arbitrary W, assuming that L remains constant. The  $g_m/I_D$  methodology will hold as long as the parameter of interest scales with W.

#### 2.2. Thermal Noise

The MOSFET noise arises from thermal noise fluctuations in the channel. It can be shown that the thermal noise at the drain terminal is [13],

$$\overline{i_{n,id}^2} = 4kT\gamma g_m,\tag{1}$$

where k is the Boltzmann constant, T is the temperature,  $g_m$  is the transconductance, and  $\gamma$  is the bias-dependent noise parameter. According to this model, the  $\gamma$  approaches 1 when the drain-to-source voltage  $(V_{DS})$  approaches zero and decreases to 2/3 when the device enters the saturation regime. The saturation value of  $\gamma = 2/3$  is valid for long-channel MOS devices built on lightly doped substrates. Early studies have reported  $\gamma$  values between 2/3 and 4 [14], but recent studies have shown that by accounting for parasitic resistances,  $\gamma$  is approximately 2/3 for channel lengths equal or greater than 100 nm [15]. The thermal noise  $\left(\frac{i^2}{i^2}\right)$  at the drain terminal of a MOS transistor is

$$\overline{i_{n,id}^2} = 4kT \frac{\mu}{L^2} \left( -Q_I \right), \tag{2}$$

where  $Q_I$  is the total inversion layer charge underneath the gate oxide, L is the length of the transistor, and  $\mu$  is the mobility. Equation (2) is valid for all regions of operation [13]. The total inversion layer charge  $(Q_I)$  is obtained by integrating the inversion charge per unit length  $(Q_I'(x))$  over the length of the channel,

$$Q_{I} = \int_{0}^{L} Q_{I}'(x) W \mathrm{d}x. \tag{3}$$

where  $Q_I'(x)$  is a function of  $V_{GS}$  and  $V_{DS}$ , as well as  $V_{SB}$ , and consequently a function of transistor's  $g_m/I_D$ . Since  $Q_I$  is proportional to W (see Equation (3)),  $\overline{i_{n,id}^2}$  is proportional to W according Equation (2). Since  $g_m$  is proportional to W,  $\overline{i_{n,id}^2}/g_m$  becomes independent of W. Equation (2) also shows that  $\overline{i_{n,id}^2}$  is inversely proportional to  $L^2$ . Even though the transconductance of a transistor also depends on the L, it is

not inversely proportional to  $L^2$ . Therefore,  $\overline{i_{n,id}^2}/g_m$  is a function of L. Once  $\overline{i_{n,id}^2}/g_m$  of a transistor for a given (W/L) is characterized over a range of  $g_m/I_D$ ;  $\overline{i_{n,id}^2}/g_m$  of the transistor can be generalized to a transistor of arbitrary W as long as L and the  $g_m/I_D$  are constant. We will verify this observation in Section 3. This width-independent property is the crucial link to the  $g_m/I_D$  design methodology described earlier.

#### 2.3. Flicker Noise

Since MOSFETs are surface-conduction devices, flicker noise is important at low frequencies. The flicker noise present at a MOSFET can be expressed into a noise current at the drain terminal of a transistor with

$$\overline{\dot{i}_{n,fn}^2} = \frac{K_f}{C \ WL} \frac{g_m^2}{f},\tag{4}$$

where  $K_f$  is a process dependent constant and  $C_{ox}$  is the oxide capacitance. Equation (4) can be rewritten to explicitly show its dependence on  $g_m/I_D$  parameters as

$$\overline{i_{n,fn}^2} = \frac{K_f}{C_{or}L_f I_D} \frac{g_m}{W} \frac{I_D}{W} g_m. \tag{5}$$

If we divide  $\overline{i_{n,fn}^2}$  by  $g_m$ , we find

$$\frac{\overline{i_{n,fn}^2}}{g_m} = \frac{K_f}{C_{ox}Lf} \frac{g_m}{I_D} \frac{I_D}{W}.$$
 (6)

Thus, we have in  $\overline{i_{n,fn}^2}/g_m$  a parameter which depends exclusively on the  $g_m/I_D$  of a transistor. It should be pointed out that  $I_D/W$  (the current density) is also a function of  $g_m/I_D$ . Furthermore, Equation (6) implies that any two transistors, regardless of their widths (W), theoretically exhibits the same  $i_{n,fn}^2/g_m$  if they are biased at the same  $g_m/I_D$ . This is a useful property to compare measured noise of different transistors biased at the same  $g_m/I_D$ .

# 3. Experimental Results

Section 2 identifies  $\overline{i_n^2}/g_m$  as a function of  $g_m/I_D$  parameter satisfying all characteristics described in Section 2.1. The  $\overline{i_n^2}/g_m$  is used here as a parameter to compare noise characteristics of different transistors. In order to experimentally prove such formulations, ten NMOS transistors from a CMOS 130 nm process are chosen from three different wafers. Each transistor has a length of 0.12  $\mu$ m and a width of 10  $\mu$ m. The gate of each transistor is biased at 0.45 V and the drain of each transistor is biased at 1.0 V. The source terminal is grounded  $(V_{SB}=0)$ . We present the noise as a function of  $g_m/I_D$  and as a function of the frequency. Both  $i_n^2$  and  $g_m$  are determined experimentally without curve fitting.

# 3.1. Noise as a Function of $g_m/I_D$

The single-finger and ten-finger NMOS transistors from a 0.13  $\mu$ m CMOS process are measured, and separated into two sets of data. The noise current at the drain terminal is measured comparing a single-finger ( $W = 10 \mu$ m) and ten-finger ( $W = 100 \mu$ m) data sets biased at the same voltages.

The average  $g_m$ ,  $g_{ds}$  and  $I_D$  of both sets of transistors are shown in **Table 1**. The dimensions of the transistors are shown in the first row of the table using the format: width  $(W) \times \operatorname{length}(L) \times \operatorname{fingers}(Nf)$ . The total width of each transistor is obtained by multiplying W by Nf. The transistors shown in the fourth column have ten times the width than the transistors in the third column, and hence have ten times the  $g_m$ ,  $g_{ds}$ ,  $I_{ds}$ . The  $g_m/I_D$  and  $g_m/g_{ds}$  are approximately the same since  $g_m$ ,  $I_D$  and  $g_{ds}$  are proportional to the width of a transistor. We conclude that  $g_m/I_D$  dependent parameters (e.g.,  $g_m/g_{ds}$ ) are independent of W.

Having verified that transistors are biased correctly, we investigate  $i_n^2/g_m$  as a function of  $g_m/I_D$ . The  $V_{GS}$  is varied as  $V_{DS}$  is held constant in order to change  $g_m/I_D$  of a transistor. The drain-current density is measured at 100 Hz as  $V_{GS}$  is changed. The  $\overline{i_n^2}/g_m$  of a 10  $\mu$ m device is compared to the  $\overline{i_n^2}/g_m$  of a 100

μm device. In **Figure 2**, the average  $\overline{i_n^2}/g_m$  (represented with marks) and the standard deviation (represented with error bars) of ten samples are shown.

The  $i_n^2/g_m$  measured at 100 Hz is dominated by flicker noise. Equation (5) suggests that  $i_n^2/g_m$  is proportional to  $g_m/I_D$  and  $I_D/W$ . the current density  $I_D/W$  is inversely proportional to  $(g_m/I_D)^2$ . Therefore,  $i_n^2/g_m$  increases as  $g_m/I_D$  is reduced. The 10  $\mu$ m device exhibits more process variation than the 100  $\mu$ m device as expected. The close correlation of the 10  $\mu$ m device and the 100  $\mu$ m device measurements (see Figure 2) demonstrate that  $i_n^2/g_m$  are width independent, and therefore  $g_m/I_D$  dependent as stated in Section 2.3.

# 3.2. Noise as a Function of Frequency

The  $\overline{i_n^2}/g_m$  of the transistors measured from 1 Hz to 100 kHz are shown in **Figure 3**. The PMOS devices exhibit less noise than the NMOS devices as previously observed and theoretically expected [13]. Good correlation

Table 1. Comparison of  $g_m/I_D$  parameters. NFETs are biased at  $V_{GS} = 0.45$  V and  $V_{DS} = 1.0$  V; PFETs are biased at  $V_{SG} = 0.41$  V and  $V_{SD} = 1$  V. Device dimensions:  $W(\mu m) \times L(\mu m) \times Fingers$ .

Device	Parameter	$10\times0.12\times1$	$10\times0.12\times10$
	$g_m$ (mS)	2.253	24.190
	$i_{ds}$ (mA)	0.150	1.679
NFET	$g_{ds}$ (mS)	0.100	1.143
	$g_m/I_D$ (S/A)	13.929	14.347
	$g_{\scriptscriptstyle m}/g_{\scriptscriptstyle ds}$	22.077	20.924
PFET	$g_m$ (mS)	0.383	3.981
	$i_{ds}$ (mA)	0.023	0.242
	$g_{ds}$ (mS)	0.015	0.165
	$g_m/I_D$ (S/A)	16.764	16.398
	$g_m/g_{ds}$	25.693	23.963





Figure 2. The  $\overline{i_n^2}/g_m$  comparison over a range of  $g_m/I_D$  for NFET  $V_{DS}=1.0$  V, and PFET  $V_{SD}=1.0$  V.



**Figure 3.** The  $\overline{i_n^2}/g_m$  noise compared from 1 Hz to 10 kHz for: NFET  $V_{DS} = 0.45$  V, PFET  $V_{SD} = 0.41$  V.

between the 10  $\mu$ m devices and 100  $\mu$ m devices is presented from 1 Hz to 1 kHz. Our calculation shows that the noise flattening at frequencies higher than 10 kHz is attributed to the noise introduced by the instrumentation amplifier used in the measurement set-up. The close correlation of  $i_n^2/g_m$  from 1 Hz to 1 kHz demonstrates that device noise is width independent.

#### 4. Conclusion

This paper examines the underlying principles that make it possible to study noise using  $g_m/I_D$  based noise analysis. Fundamentals of  $g_m/I_D$  analysis were presented, followed by a discussion of normalized thermal noise and normalized flicker noise. Experimental results were shown to demonstrate that noise is indeed width independent from 1 Hz to 10 kHz. Furthermore, noise increases as  $g_m/I_D$  is reduced. The experiment observation that noise is width independent makes it possible for circuit designers to generate normalized parameters that are used to study noise intuitively and accurately.

#### References

- [1] Gray, P., Hurst, P., Lewis, S. and Meyer, R. (2000) Analysis and Design of Analog Integrated Circuits. John Wiley and Sons, New York.
- [2] Silveira, F., Flandre, D. and Jespers, P.G.A. (1996) A gm/ID Based Methodology for the Design of CMOS Analog Circuits and Its Application to the Synthesis of a Silicon-on-Insulator Micropower OTA. *IEEE Journal of Solid-State Circuits*, 31, 1314-1319. <a href="http://dx.doi.org/10.1109/4.535416">http://dx.doi.org/10.1109/4.535416</a>
- [3] Barabino, N., Fiorelli, R. and Silveira, F. (2010) Efficiency Based Design Flow for Fully-Integrated Class C RF Power Amplifiers in Nanometric CMOS. *Proceedings of IEEE ISCAS*, **2010**, 2223-2226.
- [4] Fiorelli, R., Peralías, E.J. and Silveira, F. (2011) LC-VCO Design Optimization Methodology Based on the gm/ID Ratio for Nanometer CMOS Technologies. *IEEE Transactions on Microwave Theory and Techniques*, 59, 1822-1831. http://dx.doi.org/10.1109/TMTT.2011.2132735
- [5] Ou, J. and Farahmand, F. (2012) Transconductance/Drain Current Based Distortion Analysis for Analog CMOS Integrated Circuits. IEEE Proceedings of NEWCAS, June 2012, 61-64.
- [6] Ou, J. and Ferreira, P.M. (2013) Transconductance/Drain Current Based Sensitivity Analysis for Analog CMOS Integrated Circuits. IEEE Proceedings of NEWCAS, June 2013.
- [7] Abdelfattah, O., Shih, I. and Roberts, G. (2013) A Simple Analog CMOS Design Tool Using Transistor Dimension-In-

- dependent Parameters. Proceedings of IEEE ISCAS, Beijing, May 2013.
- [8] Jespers, P. (2010) The gm/ID Methodology, a Sizing Tool for Low-Voltage Analog CMOS Circuits. Springer, Louvain-la-Neuve, Belgium.
- [9] Ou, J. (2011) gm/ID Based Noise Analysis for CMOS Analog. IEEE Proceedings of MWSCAS, Seoul, August 2011, 26-29.
- [10] Alvarez, E. and Abusleme, A. (2012) Noise Power Normalisation: Extension of gm/ID Technique for Noise Analysis. *Electronics Letters*, **48**, 430. http://dx.doi.org/10.1049/el.2011.3730
- [11] Alvarez, E., Avila, D., Campillo, H., Dragone, A. and Abusleme, A. (2012) Noise in Charge Amplifiers—A gm/ID Approach. IEEE Transactions on Nuclear Science, 59, 2012. http://dx.doi.org/10.1109/TNS.2012.2208270
- [12] Rhayem, J., Gillon, R., Tack, M., Valenza, M. and Hoffmann, A. (2002) Comments on Existing 1/f Noise Models: SPICE, HSPICE and BSIM3v3 for MOSFETs in Circuit Simulators. *European Solid-State Device Research Conference*, Firenze, September 2002.
- [13] Tsividis, Y. (1999) Operation and Modeling of the MOS Transistor. McGraw-Hill, New York.
- [14] Dronavalli, S. and Jindal, R.P. (2006) CMOS Device Noise Considerations for Terabit Lightwave Systems. *IEEE Transactions on Electron Devices*, 53, 623-630. <a href="http://dx.doi.org/10.1109/TED.2006.870570">http://dx.doi.org/10.1109/TED.2006.870570</a>
- [15] Tiemeijer, L.F., Havens, R.J., Kort, R.D. and Scholten, A.J. (2005) Improved Y-Factor Method for Wide-Band On-Wafer Noise-Parameter Measurements. *IEEE Transactions on Microwave Theory and Techniques*, 53, 2917-2925. http://dx.doi.org/10.1109/TMTT.2005.854243