With the increasing complexity of systems on chip, designers have adopted layer design methodologies, where the description of systems is made by steps. Currently, those methods do not ensure the preservation of properties in the process of system development. In this paper we present a system on chip design method in order to guarantee the preservation of functional correctness along the design flow.