Chapter 13 – Hardware Design and Realization for Iteratively Decodable Codes - Archive ouverte HAL Accéder directement au contenu
Chapitre D'ouvrage Année : 2014

Chapter 13 – Hardware Design and Realization for Iteratively Decodable Codes

Emmanuel Boutillon

Résumé

Abstract The transition from analog telecommunication equipment and terminals to digital systems and, more recently, the fast development of wireless communications were made possible by three factors: 1) key advances in integrated circuit technology, 2) large improvements in methodologies and tools for the design of highly complex digital circuits, and 3) progress in information theory, in particular, the belief propagation algorithm that allows error control codes operating close to the Shannon limit. In this chapter, an overview of architecture of turbo and LDPC codes is presented. The standard implementation (i.e., low complexity) of those codes is first presented. Then architecture for high-speed, low-power, and high flexibility are derived. Finally, the chapter concludes with the presentation of exotic decoding architectures and a survey of relevant architectures. Keywords
Fichier non déposé

Dates et versions

hal-01080901 , version 1 (06-11-2014)

Identifiants

Citer

Emmanuel Boutillon, G. Masera. Chapter 13 – Hardware Design and Realization for Iteratively Decodable Codes. Channel Coding: Theory, Algorithms, and Applications, 2014, 978-0-12-396499-1. ⟨10.1016/B978-0-12-396499-1.00013-3⟩. ⟨hal-01080901⟩
145 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More