Cost-Efficient Buffer Sizing in Shared-Memory 3D-MPSoCs Using Wide I/O Interfaces - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2013

Cost-Efficient Buffer Sizing in Shared-Memory 3D-MPSoCs Using Wide I/O Interfaces

Résumé

This paper addresses link-buffer capacity allocation in the design process of best-effort 3DNoCs holding hotspot memory ports. We show that in 3DSoCs with integrated wide I/O DRAMs, the congestion spreading is different from SoCs with external DRAMs: the bottlenecks are not anymore the external memory ports but the network links that become saturated and retropropagate the congestion. The distribution of bottleneck links is directly affected by the traffic directed to the hot memory ports. Using an analytical performance evaluation method, we determine network link buffer capacities according to the given workload composed of regular and hotspot traffics.

Mots clés

Fichier non déposé

Dates et versions

hal-01059162 , version 1 (29-08-2014)

Identifiants

  • HAL Id : hal-01059162 , version 1

Citer

Frédéric Pétrot, S. Foroutan, H. Sheibanyrad. Cost-Efficient Buffer Sizing in Shared-Memory 3D-MPSoCs Using Wide I/O Interfaces. 5th Design for 3D Silicon Integration Workshop, Jun 2013, Grenoble, France. ⟨hal-01059162⟩

Collections

UGA CNRS TIMA
44 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More