A system-level overview and comparison of three High-Speed Serial Links: USB 3.0, PCI Express 2.0 and LLI 1.0 - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2013

A system-level overview and comparison of three High-Speed Serial Links: USB 3.0, PCI Express 2.0 and LLI 1.0

Résumé

High Speed Serial Links (HSSL) are found in almost all today's System-on-Chip (SoC) connecting different components: the main chip and its I/Os, chip to chip (the main chip to a companion chip, memory sharing between two chips), etc... A variety of standards exist, each of which is used for a specific application, and many parameters affect their performance. In this paper we make a comparison of three high-speed protocols, the USB 3.0, PCI Express 2.0 (PCIe) and LLI 1.0. We analyze their different parameters, mainly the data exchange protocol, errors management, the Bit Error Rate (BER), data efficiency and the quality of service (QoS) for each of the protocols. We also show the relation between these parameters and how improving one parameter could result in a degradation of another, and based on this analysis, we finish by concluding the reason why USB is used for I/Os, PCIe is used for data hungry devices and LLI for memory sharing.

Mots clés

Fichier non déposé

Dates et versions

hal-01058896 , version 1 (28-08-2014)

Identifiants

  • HAL Id : hal-01058896 , version 1

Citer

J. Saadé, Frédéric Pétrot, A. Picco, J. Huloux, A. Goulahsen. A system-level overview and comparison of three High-Speed Serial Links: USB 3.0, PCI Express 2.0 and LLI 1.0. Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS), Apr 2013, Karlovy Vary, Czech Republic. pp.147-152. ⟨hal-01058896⟩

Collections

UGA CNRS TIMA
163 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More