New methodology design for future generation of Optical Network on Chip "ONoC" - Archive ouverte HAL
Communication Dans Un Congrès Année : 2013

New methodology design for future generation of Optical Network on Chip "ONoC"

Résumé

With the number of transistors doubling every 18 months, chip designs are moving towards integrating multiple cores on a single chip. Bus-based networks become a bottleneck due to the increase in power consumption and latency with large core counts. Optical interconnection networks have the potential to be a key in communication performance to these future generations of MPSoCs. The use of this type of networks requires the evaluation of design complexity and energy consumption. In this paper, a new design methodology of an optical network on chip using two superposed waveguides levels and a specific optical circuit interface is proposed. Study of network performance and comparison with other realizations demonstrate the potential of the multi-level design paradigm to decrease network complexity and energy consumption.
Fichier non déposé

Dates et versions

hal-00986355 , version 1 (02-05-2014)

Identifiants

Citer

Mèlèk Channoufi, Pierre Lecoy, Bruno Delacressonnière, Rabah Attia. New methodology design for future generation of Optical Network on Chip "ONoC". ICECS 2013, Dec 2013, Abu Dhabi, United Arab Emirates. pp.613-616, ⟨10.1109/ICECS.2013.6815489⟩. ⟨hal-00986355⟩
45 Consultations
0 Téléchargements

Altmetric

Partager

More