Silicon neuron: digital hardware implementation of the quartic model - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2014

Silicon neuron: digital hardware implementation of the quartic model

Résumé

This paper presents an FPGA implementation of the quartic neuron model. This approach uses digital computation to emulate individual neuron behavior. We implemented the neuron model using fixed point arithmetic operation. The neuron model's computations are performed in arithmetic pipelines. It was designed in VHDL language and simulated prior to mapping in the FPGA. We show that the proposed FPGA implementation of the quartic neuron model can emulate the electrophysiological activities in various types of cortical neurons and is capable of producing a variety of different behaviors, with diversity similar to that of neuronal cells. The neuron family of this digital neuron can be modified by appropriately adjusting the neuron model's parameters.
Fichier principal
Vignette du fichier
arob_abstract_v5.pdf (9.92 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-00956628 , version 1 (07-03-2014)

Identifiants

  • HAL Id : hal-00956628 , version 1

Citer

Filippo Grassia, Timothée Levi, Takashi Kohno, Sylvain Saïghi. Silicon neuron: digital hardware implementation of the quartic model. International Symposium on Artificial Life and Robotics, Jan 2014, Beppu, Japan. pp.359-362. ⟨hal-00956628⟩
202 Consultations
264 Téléchargements

Partager

Gmail Facebook X LinkedIn More