High speed low complexity radix-16 Max-Log-MAP SISO decoder - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2012

High speed low complexity radix-16 Max-Log-MAP SISO decoder

Résumé

At present, the main challenge for hardware implementation turbo decoders is to achieve the high data rates required by current and future communication system standards. In order to address this challenge, a low complexity radix-16 SISO decoder for the Max-Log- MAP algorithm is proposed in this paper. Based on the elimination of parallel paths in the radix-16 trellis diagram, architectural solutions to reduce the hardware complexity of the different blocks of a SISO decoder are detailed. Moreover, two complementary techniques are introduced order to overcome BER/FER performance degradation when turbo decoders based on the proposed SISO decoder are considered. Thus, a penalty lower than 0.05dB is observed for a 8 state binary turbo code with respect to a traditional radix-2 turbo decoder for 6 decoding iterations.
Fichier principal
Vignette du fichier
papier_vf.pdf (428.96 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00955749 , version 1 (05-03-2014)

Identifiants

Citer

Oscar David Sanchez Gonzalez, Christophe Jego, Michel Jezequel, Yannick Saouter. High speed low complexity radix-16 Max-Log-MAP SISO decoder. ICECS 2012 : 19th IEEE International Conference on Electronics, Circuits and Systems, Dec 2012, Séville, France. pp.400-403, ⟨10.1109/ICECS.2012.6463718⟩. ⟨hal-00955749⟩
256 Consultations
505 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More