Characterization and modeling of electrical stresses on digital integrated circuits power integrity and conducted emission - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2013

Characterization and modeling of electrical stresses on digital integrated circuits power integrity and conducted emission

Alexandre Boyer
Sonia Ben Dhia

Résumé

Recent studies have shown that integrated circuit aging modifies electromagnetic emission significantly. The proposed paper aims at evaluating the impact of aging on the power integrity and the conducted emission of digital integrated circuits, clarifying the origin of electromagnetic emission evolution and proposing a methodology to predict this evolution. On-chip measurements of power supply voltage bounces in a CMOS 90 nm technology test chip and conducted emission measurements are combined with electric stress to characterize the influence of aging. Simulations based on ICEM modeling modified by an empirical coefficient to model the evolution of the emission induced by device aging is proposed and tested.

Domaines

Electronique
Fichier principal
Vignette du fichier
PID2948457.pdf (505.22 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00945301 , version 1 (17-02-2014)

Identifiants

Citer

Alexandre Boyer, Sonia Ben Dhia. Characterization and modeling of electrical stresses on digital integrated circuits power integrity and conducted emission. 2013 9th Intl Workshop on Electromagnetic Compatibility of Integrated Circuits (EMC Compo 2013), Dec 2013, Nara, Japan. pp.190-195, ⟨10.1109/EMCCompo.2013.6735199⟩. ⟨hal-00945301⟩
108 Consultations
221 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More