Master-Slave Control structure for massively parallel System on Chip - Archive ouverte HAL Access content directly
Conference Papers Year : 2013

Master-Slave Control structure for massively parallel System on Chip

Abstract

The performance of massively parallel processing system depends mostly on the control configuration that is inherently part of the system. In particular, centralized control configuration is rigid and limits system scalability, and distributed control configuration is difficult to control in processing elements (PEs) interaction. Maintaining a flexible autonomous computation coupled with regular synchronous communication can assure a efficient parallel processing. The master-slave control structure is specified in such a way that previous features of the massively parallel System-on-Chip (mpSoC) are preserved and performance is improved. In this paper, we define the prototyping of a master-slave control structure for mpSoC in a FPGA-based platform. The structure implementation and related experiments using the vhdl language running on virtex6 ml605 of Xilinx board are described.
Fichier principal
Vignette du fichier
06628376.pdf (344.71 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-00906906 , version 1 (20-11-2013)

Identifiers

  • HAL Id : hal-00906906 , version 1

Cite

Hana Krichene, Mouna Baklouti, Jean-Luc Dekeyser, Philippe Marquet, Mohamed Abid. Master-Slave Control structure for massively parallel System on Chip. DSD SEAA - 16th Euromicro Conference on Digital System Design, Sep 2013, Santander, Spain. ⟨hal-00906906⟩
206 View
312 Download

Share

Gmail Facebook Twitter LinkedIn More