Designing a NISC-based flexible architecture for MIMO MMSE-IC turbo-equalization - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2013

Designing a NISC-based flexible architecture for MIMO MMSE-IC turbo-equalization

Mostafa Rizk
  • Fonction : Auteur
  • PersonId : 1119793
Amer Baghdadi
Michel Jezequel
Youssef Atat
  • Fonction : Auteur

Résumé

This paper presents a design of a custom architecture for a Minimum Mean Square Error Interference Cancellation (MMSE-IC) Linear Equalizer (LE) used in iterative MIMO turbo receiver using NO Instruction Set Computer (NISC) design approach. The proposed processor has a datapath, memory, and a simple controller with no instruction set or instruction decoder. NISC compiler schedules statically all operations and generates control values that must be driven to datapath components at every clock cycle and loads them in the memory. At runtime the controller only loads the control words and applies them to the datapath. The datapath consists of a computational unit, a storage unit and multiplexing unit. The allocation of hardware resources considered the required flexibility concerning the number of used antennas and the time selectivity of the channel. The design supports the MIMO use in 2×2, 3×3, and 4×4 spatial multiplexing configuration for block, quasi-static, and fast fading channel models.
Fichier non déposé

Dates et versions

hal-00876045 , version 1 (23-10-2013)

Identifiants

  • HAL Id : hal-00876045 , version 1

Citer

Mostafa Rizk, Amer Baghdadi, Michel Jezequel, Yasser Mohanna, Youssef Atat. Designing a NISC-based flexible architecture for MIMO MMSE-IC turbo-equalization. JNRDM 2013 : 16èmes Journées Nationales du Réseau Doctoral en Micro-Nanoélectronique, Jun 2013, Grenoble, France. ⟨hal-00876045⟩
81 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More