Statistical Modelling of Analog Circuits for Test Metrics Computation - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2013

Statistical Modelling of Analog Circuits for Test Metrics Computation

Résumé

Analog Built-In Test (BIT) techniques should be evaluated at the design stage, before the real production, by estimating the analog test metrics, namely Test Escapes (TE) and Yield Loss (YL). Due to the lack of comprehensive fault models, these test metrics are estimated under process variations. In this paper, we estimate the joint Cumulative Distribution Function (CDF) of the output parameters of a Circuit Under Test (CUT) from an initial small sample of devices obtained from Monte Carlo circuit simulation. We next compute the test metrics in ppm (parts-per-million) directly from this model, without sampling the density as in previous works. The test metrics are obtained very fast since the computation does not depend on the size of the output parameter space and there is no need for density sampling. An RF LNA modeled with a Gaussian copula is used to compare the results with past approaches.
Fichier non déposé

Dates et versions

hal-00842240 , version 1 (08-07-2013)

Identifiants

  • HAL Id : hal-00842240 , version 1

Citer

K. Beznia, Ahcène Bounceur, Salvador Mir, R. Euler. Statistical Modelling of Analog Circuits for Test Metrics Computation. 8th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS), Mar 2013, Abu Dhabi, United Arab Emirates. pp.29. ⟨hal-00842240⟩
247 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More