A Memory Mapping Approach for Network and Controller Optimization in Parallel Interleaver Architectures - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2013

A Memory Mapping Approach for Network and Controller Optimization in Parallel Interleaver Architectures

Résumé

Recent communication standards and storage systems uses parallel architectures for error correcting codes (LDPC or Turbocodes) to reliably transfer data between two equipments. However, parallel architectures suffer from memory access conflicts. In this paper, we present a method that finds a conflict free memory mapping for any interleaving law and any parallelism. The proposed approach always complies with the interconnection network topology the designer wants to infer. Moreover, the resulting architecture is optimized by reducing the cost of network and controller (network and memory controller) architectures.
Fichier non déposé

Dates et versions

hal-00799762 , version 1 (12-03-2013)

Identifiants

  • HAL Id : hal-00799762 , version 1

Citer

Aroua Briki, Cyrille Chavet, Philippe Coussy. A Memory Mapping Approach for Network and Controller Optimization in Parallel Interleaver Architectures. 23rd edition of Great Lake symposium on VLSI, May 2013, Paris, France. pp.XX-YY. ⟨hal-00799762⟩
136 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More