

A new vertical nanoporous functional structure process fabrication to control one dimensional nanostructure growth

Emmanuel Lefeuvre, Ki Hwan Kim, Marc Châtelet, Costel Sorin Cojocaru

▶ To cite this version:

Emmanuel Lefeuvre, Ki Hwan Kim, Marc Châtelet, Costel Sorin Cojocaru. A new vertical nanoporous functional structure process fabrication to control one dimensional nanostructure growth. MRS Proceedings, 2012, 1411 (1), pp.1. 10.1557/opl.2012.756 . hal-00796309

HAL Id: hal-00796309 https://hal.science/hal-00796309

Submitted on 3 Mar 2013

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

MRS Proceedings (2012) 1411 DOI: <u>http://dx.doi.org/10.1557/opl.2012.756</u>

A new vertical porous stacking structure fabrication process for nanowire/nanotubebased fully-surround gate field effect transistor

Emmanuel Lefeuvre¹, Ki-Hwan Kim¹, Marc Châtelet¹ and Costel-Sorin Cojocaru¹ ¹LPICM – Ecole Polytechnique Route de Saclay, 91128 PALAISEAU

ABSTRACT

A novel vertical nano-porous structure is reported as a starting point for the fabrication of a fully-surround gate field effect transistor (FET) based on well-ordered nanostructures array. The proposed porous stacking is perfectly suited both for the collective organization of nanostructures like nanowires (NWs) or nanotubes (NTs), as high density (up to 10¹¹.cm⁻²) arrays with calibrated diameters (during growth), as well as for easing the Source, Gate, and Drain electrodes connections for individual or groups of nanostructures. Moreover the unique fully-surround gate architecture enables a quasi-ideal coupling between the gate and the channel, theoretically leading to improved devices performance and reducing the global power consumption.

In this paper we describe the main steps for this versatile and lithography-free technique to fabricate a multi-layer porous template down to the nanometer scale, as well as the first nanostructures (carbon NTs) growth attempts inside such functional template. We highlight the fact that the proposed porous structure acts as a passive template for the growth as well as an active component for the future device.

The proposed approach is in line with bottom-up fabrication approach to provide smaller devices, and is fully-compatible with classical processes used in the silicon industry.

INTRODUCTION

One-dimensional nanostructures have brought a large field of new potentialities in many scientific domains such as microelectronics, photovoltaics, sensing ... Indeed, due to their small dimensions, they exhibit very special particularities that differ from their corresponding bulk materials, and can be used to realize devices with improved properties. Thus, several research groups have realized 1-D nanostructure-based devices like photodetectors [1], [2], FETs [3], [4], solar cells [5], [6], chemical sensors [7], (...) with 1-D nanostructures as building blocks. Despite these promising marches towards nano-devices, it remains a challenging task to combine high density integration and spatial placement control with simple, cost-effective methods.

In the case of NW-based transistors, devices with a planar geometry have been widely presented, but these approaches generally don't make the high-density integration easy. Moreover, the manipulation, orientation and the NWs location definition require time consuming and/or heavy means like dispersion and alignement [8], controlled deposition of colloids [9], [10] or e-beam lithography [11] to finally realize the transistor. Furthermore, the conventional planar transistor configuration may suffer from a poor gate coupling, leading to insufficient electrostatic

efficiency and thus to non-optimized power consumption [12], [13]. The tri-gate transistor [14] and the semi-gate around structure [15] are some of the solutions proposed to improve this coupling. As a natural continuation, a fully-surrounding gate, brought by the vertical geometry of the PAA, proved to provide a quasi-ideal gate coupling [10].

In this paper we demonstrate a simple and reliable method to achieve simultaneously good location control, high density and surrounding gate structure in a NW/NT-based FET, according to the description made in [16]. Using a Porous Anodic Alumina layer as a hard-mask for several successive anisotropic etching steps, we have been able to realize a completely vertical porous structure well-designed to receive vertical 1-D nanostructures. The use of the three-dimensional configuration leads to a more dense transistors array, while the packed, well-organized and tunable structure of the pores provides a good control over the location and geometry of the nanostructures. The nanostructures growth being guided by the porous stacking, an intrinsically-designed surrounding gate allows a good gate-coupling efficiency.

EXPERIMENTAL DETAILS

All the physical characterizations have been done with a Hitachi S-4800 Scanning Electron Microscope.

Porous stacking

As a starting point for the fabrication of vertical NW/NT-based FET, we started from a multi-layer configuration, as depicted in figure 1. The stack consists in an alternation of conductive and insulating layers, namely highly-doped $(10^{16}-10^{17}.cm^{-3})$ p-type Si substrate, thermal SiO₂, e-beam evaporated Al and porous anodic alumina (PAA).





The PAA was realized using $0.3M H_2SO_4$ solution and according to the two-step anodization method used in [17], firstly described by Masuda and Fukuda [18]. In our particular case, the anodization of the Al layer is partial, in order to keep a pure Al layer as the future gate between the PAA and the SiO₂ layer. At the end of the anodization, the pores are very narrow and a barrier layer is still present at the bottom of each of them. The sample is therefore immersed in a 0.3M ortho-phosphoric acid (H₃PO₄) solution for 15 min at 30°C in order to remove this alumina barrier layer which would have been problematic for the subsequent step of the fabrication of the stacking. This wet etching is isotropic and thus inevitably leads to an enlargement of the pores; as can be seen in figure 2, the pores in the PAA have a mean diameter of 35 nm at the end of this step.



Figure 2. High-magnification of the alumina pores after the pore widening process

In order to achieve the complete porous structure shown in figure 1, we performed two consecutive selective Reactive Ion Etching (RIE) steps using an Inductively Coupled Plasma (ICP) reactor, which is known to provide high-density plasmas. The conditions are listed in Table I.

	Al etching	SiO ₂ etching
Platen/Coil power (W)	240/95	150/300
Pressure (mTorr)	3	4
Gas ratio (sccm)	$Ar/Cl_2 = 8:4$	$CHF_3:SF_6:O_2 = 100:5:2$
Etching duration (min)	3	3.5

Table I. Etching conditions for both Al and SiO₂ ICP Reactive Ion Etchings.

Electrodeposition

In order to grow NWs/NTs inside the pores, we need to deposit catalysts at the bottom of each pore. In the case of CNT growth, nickel has been chosen as it is known to alloy easily with carbon and has been successfully electrodeposited in PAA since a long time in our team. To that point we performed pulsed electrodeposition (PED) with the acidic nickel aqueous solution commonly called Watts bath. The sample is dipped inside the solution and several -5.5V pulses are applied between the sample and a graphite counter-electrode in order to reduce the Ni²⁺ ions at the bottom of the pores.

Growth

To perform the CNT growths, we used a home-made catalytic Hot-Wire CVD system, supplied with both methane and hydrogen, similar to the one described in [19]. The samples are introduced inside of a quartz furnace surrounded by heating elements. In order to deoxidize the

catalysts and clean the surface of the sample, the latter was exposed to atomic hydrogen for 5 min, provided by the passage of H_2 through a tungsten hot wire, heated up to 1800°C. For further details on the growths conditions, see table II.

Growth temperature	600°C
Pressure	95 mbar
Gas ratio	$H_2:CH_4 = 50:50$ sccm
Hot wire temperature	1800°C
Growth duration	2'20

Table II. Growth conditions for CNTs inside our tubular quartz furnace.

RESULTS AND DISCUSSION

For use as a vertical FET, the structure described above will act as follows: the highly-doped substrate will be acting as one of the Source/Drain electrodes, while the other S/D electrode (typically Au) can be evaporated and patterned onto the top of the structure once the NW/NT growth is done inside the pores and the NW/NT emerge at the surface of the stacking. Thus the Al layer will play the role of an individual surrounding gate for each NW/NT, the gate oxide being inevitably present on the inner surface of the Al pores (Al native oxide or subsequent thermally grown oxide). Both PAA and SiO₂ layers will prevent parasitic leakages between the electrodes.

One has to note that such a structure can be almost entirely tailored, since everything is realized from the PAA, which dimensions are easily tunable. Indeed, the pores diameter is controlled through the anodization voltage while the Al and PAA thicknesses are related respectively to the first anodization duration and the second anodization duration. The thickness of the SiO_2 layer is controlled for example by the oxidation of the Si substrate. As a first proof of concept, we chose to set on a hundred of nanometers thickness for every layer of our structure, these thicknesses being easily adjustable if later required. It is important to anticipate the inevitable and non-negligeable thinning of the PAA during the two RIE steps due to the ion bombardment, and thus to realize a thicker PAA than the final desired thickness. In our case, the PAA thickness decreased from about 300 nm down to 100 nm during the two RIE steps.

The etching step of the Al layer implies chlorine (Cl₂) and argon (Ar), according to the conditions listed in Table I, and an optimized gas ratio has been used [20] in order to preserve the straight feature of the pores. This etching thus provides a well-defined replica of the PAA, with straight pores having a mean diameter of 35 nm as well. Subsequently, we performed the second RIE step, using a combination of fluor-based gases, which etches SiO₂ much faster than Cl_2 does [21], and provides a Bosch-like etching process [22]. The final result is visible in figure 3.



Figure 3. Low (a) and high (b) magnification of the porous stacking after the two ICP Reactive Ion Etchings.

To grow nanostructures from a vapor phase, the catalytic metals that are deposited at the bottom of the pores must be able to form a stable alloy with the material we want to grow. For SiNW growth, gold is typically chosen because of the low eutectic temperature of the Au-Si system, but a lot of other metals can be also used, like Cu [23] or Al [24]. For CNT growth, we chose Ni as a catalyst, but Fe or Co are also widely used. Pulsed electrodeposition (PED) has been chosen as a method to deposit the catalysts because of its easy control over deposition rate [25]. Figure 4 shows the stacking after Ni electrodeposition. Fortunately, on this very particular sample the top and the sides of the three different porous layers are clearly visible, showing the Ni particles deposited on the Si substrate (bright spots).



Figure 4. Cross section of the porous stacking after the Ni electrodeposition process. Ni particles appear in bright onto the Si substrate at the bottom of the image.

After the proof of concept described elsewhere [19], consisting in growing SiNWs inside PAA on Si substrate, another challenge is to grow them inside the complete stacking, which is the next step in the fabrication process of the nanostructure-based vertical FET. Nevertheless we

couldn't deposit gold or copper as successfully as we did with Ni, the main difficulties we encountered being inhomogeneity and surface catalysts deposition. Therefore we first tried to grow CNTs, starting from the Ni electrodeposition results shown above. Based on the CNT growth conditions optimization achieved before [26], we determined correct growth duration to observe CNTs protruding out of the porous stacking (see figure 5).



Figure 5. Tilted (a) and top view (b) of the porous stacking after the CNT growth, performed in the conditions listed in Table II.

Two minutes and twenty seconds appeared to be suitable for this, but it is relevant to add that a 1 min growth was not long enough to see anything protrude out of the PAA. We think this is to be related to two mechanisms. First, given the growth temperature that we used and the eutectic temperature of the C-Ni phase diagram (around 1326°C), the Vapor-Solid-Solid (VSS) mechanism is very likely to rule the CNT growth. According to this mechanism, the carbon atoms have to diffuse through Ni particles, which become saturated to finally allow carbon to precipitate and the CNT to grow. This corresponds to an incubation time. Besides, because the catalyst is confined inside the pore, the surface exposed to gases is much more limited than in the classical free surface growth and so the growth rate is slow.

As a reference, we also introduced a sample with no catalyst during a 15 min growth. While the catalyst-filled showed to be quite covered with a large amount of CNTs, no CNT was visible on the sample with no catalyst. This proves that the CNTs definitely grew from the Ni particles deposited beforehand at the bottom of the pores, and that no parasitic growth (from impurities) occur during this process.

CONCLUSIONS

For the first time we report the fabrication of a complete porous structure designed for the integration of a large array of 1-D nanostructure-based vertical FETs, in a very good reproducible way. Though no evidence of electronic device has been supplied, a proof of concept is reported with the growth of CNTs inside the porous template. These results have nevertheless to be extended to SiNW growth, most promising for electronic devices due to their semi-conducting behavior that our CNTs may not show. This will be attempted when Au or Cu electrodeposition is better controlled, especially with samples with no parasitic catalyst surface deposition.

ACKNOWLEDGMENTS

The authors thank D. Thénot at Thales Research & Technology, France, for his help and assistance in reactive ion etching, as well as N. Isac and J.R. Coudevylle at the Institute of Fundamental Electronics (IEF) facilities of Orsay for their help and the equipment's availability.

Part of the work was supported through FP7 "Opther" European contract and ANR French "Nanoscaner" contract.

REFERENCES

- [1] A. de Luna Bugallo et al., « Visible-blind photodetector based on p–i–n junction GaN nanowire ensembles », *Nanotechnology*, vol. 21, n°. 31, p. 315201, août 2010.
- [2] C. Soci et al., « ZnO Nanowire UV Photodetectors with High Internal Gain », *Nano Lett.*, vol. 7, n^o. 4, p. 1003-1009, oct. 2011.
- [3] N. J. Quitoriano et T. I. Kamins, « Integratable Nanowire Transistors », *Nano Lett.*, vol. 8, n°. 12, p. 4410-4414, oct. 2011.
- [4] G. M. Cohen et al., « Nanowire metal-oxide-semiconductor field effect transistor with doped epitaxial contacts for source and drain », *Applied Physics Letters*, vol. 90, n^o. 23, p. 233110, 2007.
- [5] M. D. Kelzenberg et al., « Enhanced absorption and carrier collection in Si wire arrays for photovoltaic applications », *Nat Mater*, vol. 9, n°. 3, p. 239-244, mars 2010.
- [6] B. Tian et al., « Coaxial silicon nanowires as solar cells and nanoelectronic power sources », *Nature*, vol. 449, n^o. 7164, p. 885-889, oct. 2007.
- [7] X. Zhou, « Silicon nanowires as chemical sensors », *Chemical Physics Letters*, vol. 369, n°. 1-2, p. 220-224, févr. 2003.
- [8] X. Duan et al., « High-performance thin-film transistors using semiconductor nanowires and nanoribbons », *Nature*, vol. 425, n^o. 6955, p. 274-278, 2003.
- [9] J. Huang, A. R. Tao, S. Connor, R. He, et P. Yang, « A General Method for Assembling Single Colloidal Particle Lines », *Nano Lett.*, vol. 6, n^o. 3, p. 524-529, oct. 2011.
- [10] J. Goldberger, A. I. Hochbaum, R. Fan, et P. Yang, « Silicon Vertically Integrated Nanowire Field Effect Transistors », *Nano Lett.*, vol. 6, n^o. 5, p. 973-977, oct. 2011.
- Y. Cui, M. T. Björk, J. A. Liddle, C. Sönnichsen, B. Boussert, et A. P. Alivisatos,
 « Integration of Colloidal Nanocrystals into Lithographically Patterned Devices », *Nano Lett.*, vol. 4, n^o. 6, p. 1093-1098, oct. 2011.
- [12] Jong-Tae Park et J.-P. Colinge, « Multiple-gate SOI MOSFETs: device design guidelines », *Electron Devices, IEEE Transactions on*, vol. 49, n°. 12, p. 2222-2229, 2002.
- [13] E. Gnani, S. Reggiani, M. Rudan, et G. Baccarani, « Design Considerations and Comparative Investigation of Ultra-Thin SOI, Double-Gate and Cylindrical Nanowire FETs », in *Solid-State Device Research Conference*, 2006. ESSDERC 2006. Proceeding of the 36th European, 2006, p. 371-374.
- [14] B. Doyle et al., « Tri-Gate fully-depleted CMOS transistors: fabrication, design and layout », in VLSI Technology, 2003. Digest of Technical Papers. 2003 Symposium on, 2003, p. 133-134.

- [15] S. Sato et al., « Electrical characterization of Si nanowire field-effect transistors with semi gate-around structure suitable for integration », *Solid-State Electronics*, vol. 54, p. 925-928, 2010.
- [16] D. Pribat et C. S. Cojocaru, « Structure De Transistor Vertical Et Procede De Fabrication », 07-févr-2006. [Online]. Available: http://www.directorypatent.com/FR/FR2897204.html. [Accessed: 02-nov-2011].
- [17] E. Lefeuvre et al., « Well organized Si nanowires arrays synthesis for electronic devices », presented at the SPIE Optics+Photonics conference, San Diego, California, USA, 2010, p. 776105-776105-6.
- [18] H. Masuda et K. Fukuda, « Ordered Metal Nanohole Arrays Made by a Two-Step Replication of Honeycomb Structures of Anodic Alumina », *Science*, vol. 268, n°. 5216, p. 1466-1468, juin 1995.
- [19] E. Lefeuvre et al., « Optimization of organized silicon nanowires growth inside porous anodic alumina template using hot wire chemical vapor deposition process », *Thin Solid Films*, vol. 519, n°. 14, p. 4603-4608, mai 2011.
- [20] B. Marquardt, « Organisation nanométrique de composant (nanotubes de carbone) utilisant des membranes verticales d'alumine anodique poreuse », 17-déc-2009. [Online]. Available: http://tel.archivesouvertes.fr/index.php?halsid=pjkpepq00t6oqf5pbns4tj48j3&view_this_doc=pastel-00005877&version=1. [Accessed: 25-oct-2011].
- [21] K. R. Williams et R. S. Muller, « Etch rates for micromachining processing », *Microelectromechanical Systems, Journal of*, vol. 5, n°. 4, p. 256-269, 1996.
- [22] F. Laermer et A. Schilp, « Method for anisotropic plasma etching of substrates », 03-déc-1996.
- [23] J. Arbiol, B. Kalache, P. R. i Cabarrocas, J. R. Morante, et A. F. i Morral, « Influence of Cu as a catalyst on the properties of silicon nanowires synthesized by the vapour–solid– solid mechanism », *Nanotechnology*, vol. 18, n^o. 30, p. 305606, août 2007.
- [24] Z. Zhang, T. Shimizu, L. Chen, S. Senz, et U. Gösele, « Bottom Imprint Method for VSS Growth of Epitaxial Silicon Nanowire Arrays with an Aluminium Catalyst », Advanced Materials, vol. 21, nº. 46, p. 4701-4705, déc. 2009.
- [25] K. Nielsch, F. Müller, A. P Li, et U. Gösele, « Uniform Nickel Deposition into Ordered Alumina Pores by Pulsed Electrodeposition », *Advanced Materials*, vol. 12, n°. 8, p. 582-586, avr. 2000.
- [26] K.-H. Kim, E. Lefeuvre, M. Châtelet, D. Pribat, et C. S. Cojocaru, « Laterally organized carbon nanotube arrays based on hot-filament chemical vapor deposition », *Thin Solid Films*, vol. 519, n°. 14, p. 4598-4602, mai 2011.