Programmable routers for efficient mapping of applications onto NoC-based MPSoCs
Résumé
We extend the state-of-the-art DSPIN network-on-chip architecture by defining programmable NoC routers that can establish effective static scheduling and routing of data packets as demanded by the application. Router programs are the result of a general compilation process which targets the NoC and the computing cores altogether. The objective is to reduce NoC contentions, improving speed and timing predictability. We consider the range of applications of such an approach and provide results on two of them (a simple embedded controller and an FFT).
Domaines
Systèmes embarqués| Origine | Fichiers produits par l'(les) auteur(s) |
|---|
Loading...