Equivalent Circuit Synthesis Method for Reduced Order Models of Large Scale Inductive PEEC Circuits
Résumé
This paper describes an original approach for reducing and synthesizing large parasitic RLM electrical circuits coming from inductive PEEC models. The proposed technique enables the re-use of the model in the time domain circuit simulation context.