<?xml version="1.0" encoding="utf-8"?>
<TEI xmlns="http://www.tei-c.org/ns/1.0" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:hal="http://hal.archives-ouvertes.fr/" xmlns:gml="http://www.opengis.net/gml/3.3/" xmlns:gmlce="http://www.opengis.net/gml/3.3/ce" version="1.1" xsi:schemaLocation="http://www.tei-c.org/ns/1.0 http://api.archives-ouvertes.fr/documents/aofr-sword.xsd">
  <teiHeader>
    <fileDesc>
      <titleStmt>
        <title>HAL TEI export of hal-00750195</title>
      </titleStmt>
      <publicationStmt>
        <distributor>CCSD</distributor>
        <availability status="restricted">
          <licence target="https://creativecommons.org/publicdomain/zero/1.0/">CC0 1.0 - Universal</licence>
        </availability>
        <date when="2026-05-22T13:10:40+02:00"/>
      </publicationStmt>
      <sourceDesc>
        <p part="N">HAL API Platform</p>
      </sourceDesc>
    </fileDesc>
  </teiHeader>
  <text>
    <body>
      <listBibl>
        <biblFull>
          <titleStmt>
            <title xml:lang="en">Self-Timed Rings: A Promising Solution for Generating High-Speed High Resolution Low-Phase Noise Clocks</title>
            <author role="aut">
              <persName>
                <forename type="first">O.</forename>
                <surname>Elissati</surname>
              </persName>
              <idno type="halauthorid">416261-0</idno>
              <affiliation ref="#struct-640"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">S.</forename>
                <surname>Rieubon</surname>
              </persName>
              <idno type="halauthorid">416985-0</idno>
              <affiliation ref="#struct-133162"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">E.</forename>
                <surname>Yahya</surname>
              </persName>
              <idno type="halauthorid">196005-0</idno>
              <affiliation ref="#struct-640"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Laurent</forename>
                <surname>Fesquet</surname>
              </persName>
              <email type="md5">2647878023e5c6e45e24b115e329551f</email>
              <email type="domain">univ-grenoble-alpes.fr</email>
              <idno type="idhal" notation="string">laurent-fesquet</idno>
              <idno type="idhal" notation="numeric">14246</idno>
              <idno type="halauthorid" notation="string">35057-14246</idno>
              <idno type="IDREF">https://www.idref.fr/081162073</idno>
              <idno type="ORCID">https://orcid.org/0000-0002-6045-8510</idno>
              <affiliation ref="#struct-640"/>
            </author>
            <editor role="depositor">
              <persName>
                <forename>Lucie</forename>
                <surname>Torella</surname>
              </persName>
              <email type="md5">66185431a413e8ba3d3ee290a2814345</email>
              <email type="domain">univ-grenoble-alpes.fr</email>
            </editor>
          </titleStmt>
          <editionStmt>
            <edition n="v1" type="current">
              <date type="whenSubmitted">2017-05-02 11:08:02</date>
              <date type="whenModified">2026-03-26 11:44:10</date>
              <date type="whenReleased">2017-05-09 09:41:07</date>
              <date type="whenProduced">2010-09-27</date>
              <date type="whenEndEmbargoed">2017-05-02</date>
              <ref type="file" target="https://hal.science/hal-00750195v1/document">
                <date notBefore="2017-05-02"/>
              </ref>
              <ref type="file" subtype="author" n="1" target="https://hal.science/hal-00750195v1/file/978-3-642-28566-0_2_Chapter.pdf" id="file-1516765-1577715">
                <date notBefore="2017-05-02"/>
              </ref>
              <ref type="externalLink" target="https://link.springer.com/content/pdf/10.1007%2F978-3-642-28566-0_2.pdf"/>
            </edition>
            <respStmt>
              <resp>contributor</resp>
              <name key="115957">
                <persName>
                  <forename>Lucie</forename>
                  <surname>Torella</surname>
                </persName>
                <email type="md5">66185431a413e8ba3d3ee290a2814345</email>
                <email type="domain">univ-grenoble-alpes.fr</email>
              </name>
            </respStmt>
          </editionStmt>
          <publicationStmt>
            <distributor>CCSD</distributor>
            <idno type="halId">hal-00750195</idno>
            <idno type="halUri">https://hal.science/hal-00750195</idno>
            <idno type="halBibtex">elissati:hal-00750195</idno>
            <idno type="halRefHtml">&lt;i&gt;18th International Conference on Very Large Scale Integration (VLSISOC)&lt;/i&gt;, Sep 2010, Madrid, Spain. pp.22-42, &lt;a target="_blank" href="https://dx.doi.org/10.1007/978-3-642-28566-0_2"&gt;&amp;#x27E8;10.1007/978-3-642-28566-0_2&amp;#x27E9;&lt;/a&gt;</idno>
            <idno type="halRef">18th International Conference on Very Large Scale Integration (VLSISOC), Sep 2010, Madrid, Spain. pp.22-42, &amp;#x27E8;10.1007/978-3-642-28566-0_2&amp;#x27E9;</idno>
            <availability status="restricted">
              <licence target="https://creativecommons.org/licenses/by/4.0/">CC BY 4.0 - Attribution<ref corresp="#file-1516765-1577715"/></licence>
            </availability>
          </publicationStmt>
          <seriesStmt>
            <idno type="stamp" n="UGA">HAL Grenoble Alpes</idno>
            <idno type="stamp" n="CNRS">CNRS - Centre national de la recherche scientifique</idno>
            <idno type="stamp" n="UNIV-GRENOBLE1">Université Joseph Fourier - Grenoble I</idno>
            <idno type="stamp" n="INPG">Institut polytechnique de Grenoble</idno>
            <idno type="stamp" n="TIMA">Techniques of Informatics and Microelectronics for integrated systems Architecture</idno>
            <idno type="stamp" n="IFIP">IFIP - International Federation for Information Processing</idno>
            <idno type="stamp" n="IFIP-AICT" corresp="IFIP">IFIP Advances in Information and Communication Technology</idno>
            <idno type="stamp" n="IFIP-TC" corresp="IFIP">IFIP Technical Committees </idno>
            <idno type="stamp" n="IFIP-WG" corresp="IFIP">Working Groups</idno>
            <idno type="stamp" n="IFIP-VLSISOC" corresp="IFIP">IFIP-VLSISOC</idno>
            <idno type="stamp" n="IFIP-TC10" corresp="IFIP-TC">IFIP-TC10</idno>
            <idno type="stamp" n="IFIP-WG10-5" corresp="IFIP-WG">WG10-5: Design and Engineering of Electronic Systems</idno>
            <idno type="stamp" n="IFIP-AICT-373" corresp="IFIP-AICT">VLSI-SoC: Forward-Looking Trends in IC and Systems Design</idno>
            <idno type="stamp" n="TEST-UGA">TEST-UGA</idno>
          </seriesStmt>
          <notesStmt>
            <note type="audience" n="2">International</note>
            <note type="invited" n="0">No</note>
            <note type="popular" n="0">No</note>
            <note type="peer" n="1">Yes</note>
            <note type="proceedings" n="1">Yes</note>
          </notesStmt>
          <sourceDesc>
            <biblStruct>
              <analytic>
                <title xml:lang="en">Self-Timed Rings: A Promising Solution for Generating High-Speed High Resolution Low-Phase Noise Clocks</title>
                <author role="aut">
                  <persName>
                    <forename type="first">O.</forename>
                    <surname>Elissati</surname>
                  </persName>
                  <idno type="halauthorid">416261-0</idno>
                  <affiliation ref="#struct-640"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">S.</forename>
                    <surname>Rieubon</surname>
                  </persName>
                  <idno type="halauthorid">416985-0</idno>
                  <affiliation ref="#struct-133162"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">E.</forename>
                    <surname>Yahya</surname>
                  </persName>
                  <idno type="halauthorid">196005-0</idno>
                  <affiliation ref="#struct-640"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Laurent</forename>
                    <surname>Fesquet</surname>
                  </persName>
                  <email type="md5">2647878023e5c6e45e24b115e329551f</email>
                  <email type="domain">univ-grenoble-alpes.fr</email>
                  <idno type="idhal" notation="string">laurent-fesquet</idno>
                  <idno type="idhal" notation="numeric">14246</idno>
                  <idno type="halauthorid" notation="string">35057-14246</idno>
                  <idno type="IDREF">https://www.idref.fr/081162073</idno>
                  <idno type="ORCID">https://orcid.org/0000-0002-6045-8510</idno>
                  <affiliation ref="#struct-640"/>
                </author>
              </analytic>
              <monogr>
                <title level="m">IFIP Advances in Information and Communication Technology</title>
                <meeting>
                  <title>18th International Conference on Very Large Scale Integration (VLSISOC)</title>
                  <date type="start">2010-09-27</date>
                  <date type="end">2010-09-29</date>
                  <settlement>Madrid</settlement>
                  <country key="ES">Spain</country>
                </meeting>
                <editor>José L. Ayala</editor>
                <editor>David Atienza Alonso</editor>
                <editor>Ricardo Reis</editor>
                <imprint>
                  <publisher>Springer</publisher>
                  <biblScope unit="serie">VLSI-SoC: Forward-Looking Trends in IC and Systems Design</biblScope>
                  <biblScope unit="volume">AICT-373</biblScope>
                  <biblScope unit="pp">22-42</biblScope>
                  <date type="datePub">2012</date>
                </imprint>
              </monogr>
              <idno type="doi">10.1007/978-3-642-28566-0_2</idno>
            </biblStruct>
          </sourceDesc>
          <profileDesc>
            <langUsage>
              <language ident="en">English</language>
            </langUsage>
            <textClass>
              <keywords scheme="author">
                <term xml:lang="en">self-timed-rings</term>
                <term xml:lang="en">asynchronous logic</term>
              </keywords>
              <classCode scheme="classification">PACS 85.42</classCode>
              <classCode scheme="halDomain" n="spi.nano">Engineering Sciences [physics]/Micro and nanotechnologies/Microelectronics</classCode>
              <classCode scheme="halDomain" n="info">Computer Science [cs]</classCode>
              <classCode scheme="halTypology" n="COMM">Conference papers</classCode>
              <classCode scheme="halOldTypology" n="COMM">Conference papers</classCode>
              <classCode scheme="halTreeTypology" n="COMM">Conference papers</classCode>
            </textClass>
            <abstract xml:lang="en">
              <p>A high-speed multi-phase oscillator based on self-timed ring is proposed. Self-timed rings (STR) are promising approach for designing high-speed serial links and clock generators. Indeed, the architecture of STR allows us to achieve high frequencies with multiphase outputs and their oscillation frequency is not only depending on the number of stages but also on the initial state of the ring. Moreover, this architecture allows us 3 dB phase noise reduction when, while keeping the same frequency, when the stage number is doubled. In this chapter, we propose a method to design STR able to generate high-speed multi-phase outputs and we suggest a design flow for designing low-phase noise self-timed ring oscillators. A test chip has been designed and fabricated in STMicroelectonics CMOS65nm technology to verify the theoretical claims and validate the simulation results.</p>
            </abstract>
            <particDesc>
              <org type="consortium">TC 10</org>
              <org type="consortium">WG 10.5</org>
            </particDesc>
          </profileDesc>
        </biblFull>
      </listBibl>
    </body>
    <back>
      <listOrg type="structures">
        <org type="laboratory" xml:id="struct-640" status="OLD">
          <idno type="IdRef">02901364X</idno>
          <idno type="ISNI">0000 0001 2337 0176</idno>
          <idno type="RNSR">200311834E</idno>
          <idno type="ROR">https://ror.org/000063q30</idno>
          <orgName>Techniques de l'Informatique et de la Microélectronique pour l'Architecture des systèmes intégrés</orgName>
          <orgName type="acronym">TIMA</orgName>
          <date type="start">1995-01-01</date>
          <date type="end">2015-12-31</date>
          <desc>
            <address>
              <addrLine>46 avenue Félix Viallet38031 GRENOBLE Cedex 1</addrLine>
              <country key="FR"/>
            </address>
            <ref type="url">http://tima.univ-grenoble-alpes.fr/</ref>
          </desc>
          <listRelation>
            <relation active="#struct-51016" type="direct"/>
            <relation active="#struct-89889" type="direct"/>
            <relation name="UMR5159" active="#struct-441569" type="direct"/>
          </listRelation>
        </org>
        <org type="laboratory" xml:id="struct-133162" status="VALID">
          <orgName>ST-Ericsson [Grenoble]</orgName>
          <desc>
            <address>
              <addrLine>12, Rue Jules Horowitz, BP 217, 38019 Grenoble</addrLine>
              <country key="FR"/>
            </address>
          </desc>
          <listRelation>
            <relation active="#struct-366554" type="direct"/>
          </listRelation>
        </org>
        <org type="institution" xml:id="struct-51016" status="OLD">
          <idno type="IdRef">026404796</idno>
          <idno type="ROR">https://ror.org/02aj0kh94</idno>
          <orgName>Université Joseph Fourier - Grenoble 1</orgName>
          <orgName type="acronym">UJF</orgName>
          <date type="end">2015-12-31</date>
          <desc>
            <address>
              <addrLine>BP 53 - 38041 Grenoble Cedex 9</addrLine>
              <country key="FR"/>
            </address>
            <ref type="url">http://www.ujf-grenoble.fr/</ref>
          </desc>
        </org>
        <org type="institution" xml:id="struct-89889" status="OLD">
          <idno type="IdRef">026388804</idno>
          <idno type="ROR">https://ror.org/05sbt2524</idno>
          <orgName>Institut polytechnique de Grenoble - Grenoble Institute of Technology</orgName>
          <orgName type="acronym">Grenoble INP</orgName>
          <date type="start">2007-01-01</date>
          <date type="end">2019-12-31</date>
          <desc>
            <address>
              <addrLine>46 avenue Félix Viallet 38031 Grenoble Cedex 1</addrLine>
              <country key="FR"/>
            </address>
            <ref type="url">http://www.grenoble-inp.fr/</ref>
          </desc>
        </org>
        <org type="regroupinstitution" xml:id="struct-441569" status="VALID">
          <idno type="IdRef">02636817X</idno>
          <idno type="ISNI">0000000122597504</idno>
          <idno type="ROR">https://ror.org/02feahw73</idno>
          <orgName>Centre National de la Recherche Scientifique</orgName>
          <orgName type="acronym">CNRS</orgName>
          <date type="start">1939-10-19</date>
          <desc>
            <address>
              <country key="FR"/>
            </address>
            <ref type="url">https://www.cnrs.fr/</ref>
          </desc>
        </org>
        <org type="institution" xml:id="struct-366554" status="INCOMING">
          <orgName>ST-Ericsson</orgName>
          <desc>
            <address>
              <country key="FR"/>
            </address>
          </desc>
        </org>
      </listOrg>
    </back>
  </text>
</TEI>