A Python-Based Analog Layout Generation Tool For Nanometer CMOS Technologies - Archive ouverte HAL Access content directly
Conference Papers Year : 2010

A Python-Based Analog Layout Generation Tool For Nanometer CMOS Technologies

Abstract

This paper presents a python based analog layout generation tool for nanometer CMOS technologies. To demon- strate the ease of use and extension of this tool, the paper presents how to automatically compute and plot stress effect parameters for two layout techniques of a differential pair device (interdigited and symmetric).
Fichier principal
Vignette du fichier
GDRSOC-SIP-Article-Stephanie.pdf (329 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-00749939 , version 1 (12-11-2012)

Identifiers

  • HAL Id : hal-00749939 , version 1

Cite

Stephanie Youssef, Damien Dupuis, Ramy Iskander, Marie-Minerve Louerat. A Python-Based Analog Layout Generation Tool For Nanometer CMOS Technologies. Colloque national du GDR SOC-SIP, Jun 2010, Cergy, France. pp.1-2. ⟨hal-00749939⟩
217 View
347 Download

Share

Gmail Facebook Twitter LinkedIn More