A 3D-NoC Router Implementation Exploiting Vertically-Partially-Connected Topologies - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2012

A 3D-NoC Router Implementation Exploiting Vertically-Partially-Connected Topologies

Résumé

In this paper, we detail the design and implementation of a router for vertically-partially-connected 3D-NoCs based on stacked 2D-meshes. This router implements the necessary hardware to support a recently introduced routing algorithm called "Elevator-First", which targets topologies with irregularly placed vertical connections in a deadlock free manner, using only two virtual channels in the plane. The micro-architectural design shows that the proposed router requires few additional hardware. Our studies about the practicality of the algorithm and its router implementation demonstrate that it has low overhead compared to a router for fully connected 3D-NoCs. Using ST Microelectronics 65nm CMOS technology Elevator-First router with 7 ports has a total area of 0.07mm², an Operating frequency of over 3GHz and a power consumption of around 3mW.

Mots clés

Fichier non déposé

Dates et versions

hal-00745456 , version 1 (25-10-2012)

Identifiants

Citer

M. Bahmani, H. Sheibanyrad, Frédéric Pétrot, F. Dubois, P. Durante. A 3D-NoC Router Implementation Exploiting Vertically-Partially-Connected Topologies. IEEE Computer Society Annual Symposium on VLSI (ISVLSI'12), Aug 2012, Amherst, United States. pp.9-14, ⟨10.1109/ISVLSI.2012.19⟩. ⟨hal-00745456⟩

Collections

UGA CNRS TIMA
44 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More