High-Level Modeling and Automatic Generation of Dynamically Reconfigurable Systems - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2012

High-Level Modeling and Automatic Generation of Dynamically Reconfigurable Systems

Résumé

Dynamic Partial Reconfiguration (DPR) has been introduced in recent years as a method to increase the flexibility of FPGA designs. However, using DPR for building complex systems remains a daunting task. Recently, approaches based on MDE and UML MARTE standard have emerged which aim to simplify the design of complex SoCs. Moreover, with the recent standardization of the IP-XACT specification, there is an increasing interest to use it in MDE methodologies to ease system integration and to enable design flow automation. In this paper we propose an MARTE/MDE approach which exploits the capabilities of IP-XACT to model and automatically generate DPR SoC designs. In particular, our goal is the creation of the structural top level description of the system and to include DPR support in the used IP cores. The generated IP-XACT descriptions are transformed to obtain the files required as inputs by the EDK flow and then synthesized to generate the netlists used by the DPR flow. The methodology is demonstrated using two CODEC cores (CAVLC and VLC) into a MicroBlaze based DPR SoC.
Fichier non déposé

Dates et versions

hal-00674299 , version 1 (27-02-2012)

Identifiants

  • HAL Id : hal-00674299 , version 1

Citer

Gilberto Ochoa-Ruiz, El-Bay Bourennane, Hassan Rabah, Ouassila Labbani. High-Level Modeling and Automatic Generation of Dynamically Reconfigurable Systems. Design and Architectures for Signal and Image Processing, Nov 2011, Finland. pp.1-8. ⟨hal-00674299⟩
99 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More