Design of a Mixed-Signal Cartesian Feedback Loop for a Low Power Zero-IF WCDMA Transmitter - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2012

Design of a Mixed-Signal Cartesian Feedback Loop for a Low Power Zero-IF WCDMA Transmitter

Résumé

in this paper, an improved digital-stage design of a mixed-signal Cartesian Feedback loop for a zero-IF WCDMA transmitter is presented. The new transmitter architecture consists of an analog stage including filters, I/Q modulator, feedback I/Q demodulator and a digital stage which adjusts the phase misalignment around the loop. We propose an optimized CORDIC design for the digital part in order to improve the system operating frequency without increasing the silicon surface area. ASIC synthesis proves that using a not fully pipelined CORDIC architecture allows us to reach 230 MHz with system power consumption under 4.3 mw which is two times less than a fully analog system.
Fichier principal
Vignette du fichier
article.pdf (1.38 Mo) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00669883 , version 1 (14-02-2012)

Identifiants

  • HAL Id : hal-00669883 , version 1

Citer

Walid Sanaa, Nicolas Delaunay, Bertrand Le Gal, Dominique Dallet, Chiheb Rebai, et al.. Design of a Mixed-Signal Cartesian Feedback Loop for a Low Power Zero-IF WCDMA Transmitter. 3rd IEEE Circuits and Systems Society Latin American Symposium on Circuits and Systems (LASCAS2012), Feb 2012, Mexico. pp.4. ⟨hal-00669883⟩
217 Consultations
235 Téléchargements

Partager

Gmail Facebook X LinkedIn More