A Low-Power 2 GHz Discrete Time Weighting System Dedicated To Sampled Analog Signal Processing - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2011

A Low-Power 2 GHz Discrete Time Weighting System Dedicated To Sampled Analog Signal Processing

Résumé

Multi-standard applications encounter several developments in the wireless systems. A single receiver is required for any standard of communication. Software Radio (SR) is an illustration of this concept. This paper presents a design methodology to ease the design of a flexible RF receiver based on an analog discrete time Fast Fourier Transform (FFT). A proposed architecture named SASP (Sampled Analog Signal Processor) targets the previously exposed concept for wireless constraints. The FFT algorithm brings an analog weighting unit which is the most power hungry part in such an analog discrete time processor.

Domaines

Electronique
Fichier non déposé

Dates et versions

hal-00642017 , version 1 (17-11-2011)

Identifiants

  • HAL Id : hal-00642017 , version 1

Citer

Yoann Abiven, Francois Rivet, Yann Deval, Dominique Dallet, Didier Belot, et al.. A Low-Power 2 GHz Discrete Time Weighting System Dedicated To Sampled Analog Signal Processing. ICECS, Dec 2011, BEYROUTH, Lebanon. pp.50-55. ⟨hal-00642017⟩
121 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More