

# Polychronous interpretation of synoptic, a domain specific modeling language for embedded flight-software

Loïc Besnard, Thierry Gautier, Julien Ouy, Jean-Pierre Talpin, Jean-Paul Bodeveix, Alexandre Cortier, Marc Pantel, Martin Strecker, Gérald Garcia, Ana-Elena Rugina, et al.

#### ▶ To cite this version:

Loïc Besnard, Thierry Gautier, Julien Ouy, Jean-Pierre Talpin, Jean-Paul Bodeveix, et al.. Polychronous interpretation of synoptic, a domain specific modeling language for embedded flight-software. FM 09 - Workshop on Formal Methods for Aerospace, Nov 2009, Eindhoven, Netherlands. pp.80-87, 10.4204/EPTCS.20.9. hal-00624134

HAL Id: hal-00624134

https://hal.science/hal-00624134

Submitted on 15 Sep 2011

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# Polychronous Interpretation of Synoptic, a Domain Specific Modeling Language for Embedded Flight-Software

L. Besnard, T. Gautier, J. Ouy, J.-P. Talpin, J.-P. Bodeveix, A. Cortier, M. Pantel, M. Strecker, G. Garcia, A. Rugina, J. Buisson, F. Dagnat

L. Besnard, T. Gautier, J. Ouy, J.-P. Talpin

INRIA Rennes - Bretagne Atlantique / IRISA, Campus de Beaulieu, F-35042 Rennes Cedex, France {Loic.Besnard, Thierry.Gautier, Julien.Ouy, Jean-Pierre.Talpin}@irisa.fr

J.-P. Bodeveix, A. Cortier, M. Pantel, M. Strecker

IRIT-ACADIE, Université Paul Sabatier, 118 Route de Narbonne, F-31062 Toulouse Cedex 9, France {bodeveix, cortier, pantel, strecker}@irit.fr

G. Garcia

Thales Alenia Space, 100 Boulevard Midi, F-06150 Cannes, France gerald.garcia@thalesaleniaspace.com

A. Rugina

EADS Astrium, 31 rue des Cosmonautes, Z.I. du Palays, F-31402 Toulouse Cedex 4, France Ana-Elena.RUGINA@astrium.eads.net

J. Buisson, F. Dagnat

Institut Télécom / Télécom Bretagne, Technopôle Brest Iroise, CS83818, F-29238 Brest Cedex 3, France {jeremy.buisson, Fabien.Dagnat}@telecom-bretagne.eu

The SPaCIFY project, which aims at bringing advances in MDE to the satellite flight software industry, advocates a top-down approach built on a domain-specific modeling language named Synoptic. In line with previous approaches to real-time modeling such as Statecharts and Simulink, Synoptic features hierarchical decomposition of application and control modules in synchronous block diagrams and state machines. Its semantics is described in the polychronous model of computation, which is that of the synchronous language SIGNAL.

#### 1 Introduction

In collaboration with major European manufacturers, the SPaCIFY project aims at bringing advances in MDE to the satellite flight software industry. It focuses on software development and maintenance phases of satellite lifecycle. The project advocates a top-down approach built on a Domain-Specific Modeling Language (DSML) named Synoptic. The aim of Synoptic is to support all aspects of embedded flight-software design. As such, Synoptic consists of heterogeneous modeling and programming principles defined in collaboration with the industrial partners and end users of the SPaCIFY project.

Used as the central modeling language of the SPaCIFY model driven engineering process, Synoptic allows to describe different layers of abstraction: at the highest level, the software architecture models the

functional decomposition of the flight software. This is mapped to a dynamic architecture which defines the thread structure of the software. It consists of a set of threads, where each thread is characterized by properties such as its frequency, its priority and its activation pattern (periodic, sporadic).

A mapping establishes a correspondence between the software and the dynamic architecture, by specifying which blocks are executed by which threads. At the lowest level, the hardware architecture permits to define devices (processors, sensors, actuators, busses) and their properties.

Finally, mappings describe the correspondence between the dynamic and hardware architecture on the one hand, by specifying which threads are executed by which processor, and describe a correspondence between the software and hardware architecture on the other hand, by specifying which data is carried by which bus for instance. Figure 1 depicts these layers and mappings.




Figure 1: Global view: layers and architecture mappings

The aim is to synthesize as much of this mapping as possible, for example by appealing to internal or external schedulers. However, to allow for human intervention, it is possible to give a fine-grained mapping, thus overriding or bypassing machine-generated schedules. Anyway, consistency of the resulting dynamic architecture is verified by the SPaCIFY tool suite, based on the properties of the software and dynamic model.

At each step of the development process, it is also useful to model different abstraction levels of the system under design inside a same layer (functional, dynamic or hardware architecture). Synoptic offers this capability by providing an incremental design framework and refinement features.

To summarize, Synoptic deals with data-flow diagrams, mode automata, blocks, components, dynamic and hardware architecture, mapping and timing.

The functional part of the Synoptic language allows to model software architecture. The corresponding sub-language is well adapted to model *synchronous islands* and to specify interaction points between these islands and the middleware platform using the concept of *external variables*.

Synchronous islands and middleware form a Globally Asynchronous and Locally Synchronous (GALS) system.

**Software architecture** The development of the Synoptic software architecture language has been tightly coordinated with the definition of the GeneAuto language [1]. Synoptic uses essentially two types of modules, called blocks in Synoptic, which can be mutually nested: data-flow diagrams and

mode automata. Nesting favors a hierarchical design and enables viewing the description at different levels of detail.

By embedding blocks in the states of state machines, one can elegantly model operational modes: each state represents a mode, and transitions correspond to mode changes. In each mode, the system may be composed of other sub-blocks or have different connection patterns among components.

Apart from structural and behavioral aspects, the Synoptic software architecture language allows to define temporal properties of blocks. For instance, a block can be parameterized with a frequency and a worst case execution time which are taken into account in the mapping onto the dynamic architecture.

Synoptic is equipped with an assertion language that allows to state desired properties of the model under development. We are mainly interested in properties that permit to express, for example, coherence of the modes ("if component X is in mode m1, then component Y is in mode m2" or "... can eventually move into mode m2"). Specific transformations extract these properties and pass them to the verification tools.

The main purpose of this paper is to describe a formal semantics of Synoptic, expressed in terms of the synchronous language SIGNAL [2, 3]. SIGNALis based on "synchronized data-flow" (flows with synchronization): a process is a set of equations on elementary flows describing both data and control. The SIGNAL formal model provides the capability to describe systems with several clocks (*polychronous* systems) as relational specifications. A brief overview of the abstract syntax of Synoptic is provided in Section 2. Then Section 3 describes the interpretation of each one of these constructions in the model of the SIGNAL language.

# 2 An overview of Synoptic

Blocks are the main structuring elements of Synoptic. A block xA defines a functional unit of compilation and of execution that can be called from many contexts and with different modes in the system under design. A block x encapsulates a functionality A that may consist of sub-blocks, automata and data-flows. A block x is implicitly associated with two signals x-trigger and x-reset. The signal x-trigger starts the execution of A. The specification A may then operate at its own pace until the next x-trigger is signaled. The signal x-reset is delivered to x at some x-trigger and forces A to reset its state and variables to initial values.

(blocks) 
$$A,B ::=$$
block  $xA \mid$ dataflow  $xA \mid$ automaton  $xA \mid A \mid B$ 

Data-flows inter-connect blocks with data and events (e.g. trigger and reset signals). A flow can simplify define a connection from an event x to an event y, written event  $x \to y$ , combine data y and z by a simple operation f to form the flow x, written data  $y f z \to x$  or feed a signal y back to x, written data y \$init  $y \to x$ . In a feedback loop, the signal x is initially defined by  $x_0 = y$ . Then, at each occurrence  $x \to 0$  of the signal y, it takes its previous value  $x_n = y_{n-1}$ . The execution of a data-flow is controlled by its parent clock. A data-flow simultaneously executes each connection it is composed of every time it is triggered by its parent block.

$$(dataflow) \quad A,B ::= \quad \mathsf{data} \ y \ \mathsf{sinit} \ v \to x \ | \ \mathsf{data} \ y \ f \ z \to x \ | \ \mathsf{event} \ x \to y \ | \ A \ | \ B$$

Actions are sequences of operations on variables that are performed during the execution of automata. An assignment x = y f z defines the new value of the variable x from the current values of y and z by the function f. The skip stores the new values of variables that have been defined before it, so that they

become current past it. The conditional if x then A else B executes A if the current value of x is true and executes B otherwise. A sequence A; B executes A and then B.

(action) 
$$A,B ::= \text{skip } | x = y f z | \text{if } x \text{ then } A \text{ else } B | A; B$$

Automata schedule the execution of operations and blocks by performing timely guarded transitions. An automaton receives control from its trigger and reset signals x.trigger and x.reset as specified by its parent block. When an automaton is first triggered, or when it is reset, its starts execution from its initial state, specified as initial state S. On any state S: do A, it performs the action A. From this state, it may perform an immediate transition to new state T, written  $S \rightarrow^{\text{on } x} T$ , if the value of the current variable x is true. It may also perform a delayed transition to T, written  $S \rightarrow^{\text{on } x} T$ , that waits the next trigger before to resume execution (in state T). If no transition condition applies, it then waits the next trigger and resumes execution in state S. States and transitions are composed as  $A \mid B$ . The timed execution of an automaton combines the behavior of an action or a data-flow. The execution of a delayed transition or of a stutter is controlled by an occurrence of the parent trigger signal (as for a data-flow). The execution of an immediate transition is performed without waiting for a trigger or a reset (as for an action).

(automaton) 
$$A,B ::= \operatorname{state} S : \operatorname{do} A \mid S \rightarrow^{\operatorname{on} x} T \mid S \rightarrow^{\operatorname{on} x} T \mid A \mid B$$

# 3 Polychronous interpretation of Synoptic

The model of computation on which Synoptic relies is that of the polychronous data-flow language SIGNAL. This section describes how Synoptic programs are interpreted into this core language.

#### 3.1 A brief introduction to SIGNAL

In SIGNAL, a process P consists of the composition of simultaneous equations x = f(y, z) over signals x, y, z. A delay equation x = y\$init y defines x every time y is present. Initially, x is defined by the value y, and then, it is defined by the previous value of y. A sampling equation x = y when y defines y by y when y is present and by y otherwise. An equation y and y can use a boolean or arithmetic operator y to define all of the y values of the signal y by the result of the application of y to the y values of the signals y and y. The synchronous composition of processes y and y consists of the simultaneous solution of the equations in y and in y. It is commutative and associative. The process y restricts the signal y to the lexical scope of y.

$$P,Q ::= x = y f z | P/x | P | Q$$
 (process)

In SIGNAL, the presence of a value along a signal x is an expression noted  $\hat{x}$ . It is true when x is present. Otherwise, it is absent. Specific processes and operators are defined in SIGNAL to manipulate clocks explicitly. We only use the simplest one, x = y, that synchronizes all occurrences of the signals x and y.

#### 3.2 Interpretation of blocks

The execution of a block is driven by the trigger t of its parent block. The block resynchronizes with that trigger every time, itself or one of its sub-blocks, makes an explicit reference to time (e.g. a skip for an action or a delayed transition  $S \rightarrow T$  for an automaton). Otherwise, the elapse of time is sensed from outside the block, whose operations (e.g., on  $c_i$ ), are perceived as belonging to the same period as within

 $[t_i, t_{i+1}]$ . The interpretation implements this feature by encoding actions and automata using static single assignment. As a result, and from within a block, every non-time-consuming sequence of actions A; B or transitions  $A \to B$  defines the value of all its variables once and defines intermediate ones in the flow of its execution.

## 3.3 Interpretation of data-flow

Data-flows are structurally similar to SIGNAL programs and equally combined using synchronous composition. The interpretation  $[\![A]\!]^{rt} = \langle\!\langle P \rangle\!\rangle$  of a data-flow (Fig. 2) is parameterized by the reset and trigger signals of the parent block and returns a process P (the input term A and the output term P are marked by  $[\![A]\!]$  and  $\langle\!\langle P \rangle\!\rangle$  for convenience). A delayed flow data y sinit  $v \to x$  initially defines x by the value v. It is reset to that value every time the reset signal P occurs. Otherwise, it takes the previous value of P in time.

```
 \begin{split} & \left[ \left[ \operatorname{dataflow} fA \right]^n = \left\langle \left[ \left[ A \right] \right]^n \mid \left( \prod_{x \in \operatorname{in}(A)} x^{\widehat{}} = t \right) \right\rangle \\ & \left[ \left[ \operatorname{data} y \$ \operatorname{init} v \to x \right]^n = \left\langle x = (v \operatorname{when} r) \operatorname{default} \left( y \$ \operatorname{init} v \right) \mid (x^{\widehat{}} = y) \right\rangle \\ & \left[ \left[ \operatorname{data} y f z \to x \right] \right]^n = \left\langle x = y f z \right\rangle \\ & \left[ \left[ \operatorname{event} y \to x \right] \right]^n = \left\langle x = \operatorname{when} y \right\rangle \\ & \left[ \left[ A \mid B \right] \right]^n = \left\langle \left[ \left[ A \right] \right]^n \mid \left[ \left[ B \right] \right]^n \right\rangle \end{aligned}
```

Figure 2: Interpretation of data-flow connections

In Fig. 2, we write  $\prod_{i \leq n} P_i$  for a finite product of processes  $P_1 \mid \dots P_n$ . Similarly,  $\bigvee_{i \leq n} e_i$  is a finite merge  $e_1$  default  $\dots e_n$ .

A functional flow data  $y f z \to x$  defines x by the product of (y,z) by f. An event flow event  $y \to x$  connects y to define x. Particular cases are the operator ?(y) to convert an event y to a boolean data and the operator  $^{\circ}(y)$  to convert the boolean data y to an event. We write in(A) and out(A) for the input and output signals of a data-flow A.

By default, the convention of Synoptic is to synchronize the input signals of a data-flow to the parent trigger. It is however, possible to define alternative policies. One is to down-sample the input signals at the pace of the trigger. Another is to adapt or resample them at that trigger.

## 3.4 Interpretation of actions

The execution of an action A starts at an occurrence of its parent trigger and shall end before the next occurrence of that event. During the execution of an action, one may also wait and synchronize with this event by issuing a skip. A skip has no behavior but to signal the end of an instant: all the newly computed values of signals are flushed in memory and execution is resumed upon the next parent trigger. Action x! sends the signal x to its environment. Execution may continue within the same symbolic instant unless a second emission is performed: one shall issue a skip before that. An operation x = y f z takes the current value of y and z to define the new value of x by the product with f. A conditional if x then A else B executes A or B depending on the current value of x.

As a result, only one new value of a variable *x* should at most be defined within an instant delimited by a start and an end or a skip. Therefore, the interpretation of an action consists of its decomposition in static single assignment form. To this end, we use an environment *E* to associate each variable with its definition, an expression, and a guard, that locates it (in time).

An action holds an internal state s that stores an integer n denoting the current portion of the actions that is being executed. State 0 represents the start of the program and each n > 0 labels a skip that materializes a synchronized sequence of actions.

The interpretation  $[A]^{s,m,g,\dot{E}} = \langle\!\langle P \rangle\!\rangle_{n,h,F}$  of an action A (Fig. 3) takes as parameters the state variable s, the state m of the current section, the guard g that leads to it, and the environment E. It returns a process P, the state n and guard h of its continuation, and an updated environment F. We write use E (E) for the expression that returns the definition of the variable E at the guard E and E and E (E) for storing the final values of all variables E defined in E (i.e., E) at the guard E.

$$use_E^g(x) = if \ x \in \mathscr{V}(E) \ then \ \langle\!\langle E(x) \rangle\!\rangle \ else \ \langle\!\langle (x \in 0) \rangle \rangle \ def_g(E) = \prod_{x \in \mathscr{V}(E)} \left(x = use_E^g(x)\right)$$

Execution is started with s=0 upon receipt of a trigger t. It is also resumed from a skip at s=n with a trigger t. Hence the signal t is synchronized to the state s of the action. The signal t is used to inform the parent block (an automaton) that the execution of the action has finished (it is back to its initial state 0). An end resets t to 0, stores all variables t defined in t with an equation t = use t and finally stops (its returned guard is 0). A skip advances t to the next label t when it receives control upon the guard t and flushes the variables defined so far. It returns a new guard (t sinit 0) = t to resume the actions past it. An action t emits t when its guard t is true. A sequence t evaluates t to the process t and passes its state t and t guard t environment t to t with the state, guard and environment of t t is similarly, a conditional evaluates t with the guard t when t to t and t with t when not t to t it returns t and t with the guard t when not t to t in the environment t in

Figure 3: Interpretation of timed sequential actions

In Fig. 3, we write  $E \uplus F$  to merge the definitions in the environments E and F. For all variables  $x \in \mathcal{V}(E) \cup \mathcal{V}(F)$  in the domains of E and F,

$$(E \uplus F)(x) = \left\{ \begin{array}{ll} E(x), & x \in \mathscr{V}(E) \setminus \mathscr{V}(F) \\ F(x), & x \in \mathscr{V}(F) \setminus \mathscr{V}(E) \\ E(x) \operatorname{default} F(x), & x \in \mathscr{V}(E) \cap \mathscr{V}(F) \end{array} \right.$$

Note that an action cannot be reset from the parent clock because it is not synchronized to it. A sequence of emissions x!; x! yields only one event along the signal x because they occur at the same (logical) time, as opposed to x!; skip; x! which sends the second one during the next trigger.

#### 3.5 Interpretation of automata

An automaton describes a hierarchic structure consisting of actions that are executed upon entry in a state by immediate and delayed transitions. An immediate transition occurs during the period of time allocated to a trigger. Hence, it does not synchronize to it. Conversely, a delayed transition occurs upon synchronization with the next occurrence of the parent trigger event. As a result, an automaton is partitioned in regions. Each region corresponds to the amount of calculation that can be performed within the period of a trigger, starting from a given initial state.

**Notations** We write  $\rightarrow_A$  and  $\rightarrow_A$  for the immediate and delayed transition relations of an automaton A. We write  $\operatorname{pred}_{\rightarrow_A}(S) = \{T \mid (T,x,S) \in R\}$  and  $\operatorname{succ}_{\rightarrow_A}(S) = \{T \mid (S,x,T) \in R\}$  (resp.  $\operatorname{pred}_{\rightarrow_A}(S)$ ) and  $\operatorname{succ}_{\rightarrow_A}(S)$ ) for the predecessor and successor states of the immediate (resp. delayed) transitions  $\rightarrow_A$  (resp.  $\rightarrow_A$ ) from a state S in an automaton A. Finally, we write  $\vec{S}$  for the region of a state S. It is defined by an equivalence relation.

$$\forall S, T \in \mathcal{S}(A), ((S, x, T) \in \to_A) \Leftrightarrow \vec{S} = \vec{T}$$

For any state S of A, written  $S \in \mathcal{S}(A)$ , it is required that the restriction of  $\to_A$  to the region  $\vec{S}$  is acyclic. Notice that, still, a delayed transition may take place between two states of the same region.

**Interpretation** An automaton A is interpreted by a process  $[automaton xA]^n$  parameterized by its parent trigger and reset signals. The interpretation of A defines a local state s. It is synchronized to the parent trigger t. It is set to 0, the initial state, upon receipt of a reset signal r and, otherwise, takes the previous value of s', that denotes the next state. The interpretation of all states is performed concurrently.

We give all states  $S_i$  of an automaton A a unique integer label  $i = \lceil S_i \rceil$  and designate with  $\lceil A \rceil$  its number of states.  $S_0$  is the initial state and, for each state of index i, we call  $A_i$  its action i and  $x_{ij}$  the guard of an immediate or delayed transition from  $S_i$  to  $S_j$ .

The interpretation  $[S_i]^s$  of all states  $0 \le i < \lceil A \rceil$  of an automaton (Fig. 4) is implemented by a series of mutually recursive equations that define the meaning of each state  $S_i$  depending on the result obtained for its predecessors  $S_j$  in the same region. Since a region is by definition acyclic, this system of equations has therefore a unique solution.

The interpretation of state  $S_i$  starts with that of its actions  $A_i$ . An action  $A_i$  defines a local state  $s_i$  synchronized to the parent state s=i of the automaton. The automaton stutters with s'=s if the evaluation of the action is not finished: it is in a local state  $s_i \neq 0$ .

Interpreting the actions  $A_i$  requires the definition of a guard  $g_i$  and of an environment  $E_i$ . The guard  $g_i$  defines when  $A_i$  starts. It requires the local state to be 0 or the state  $S_i$  to receive control from a predecessor  $S_i$  in the same region (with the guard  $x_{ii}$ ).

The environment  $E_i$  is constructed by merging these  $F_j$  returned by its immediate predecessors  $S_j$ . Once these parameters are defined, the interpretation of  $A_i$  returns a process  $P_i$  together with an exit guard  $h_i$  and an environment  $F_i$  holding the value of all variables it defines.

Upon evaluation of  $A_i$ , delayed transition from  $S_i$  are checked. This is done by the definition of a process  $Q_i$  which, first, checks if the guard  $x_{ij}$  of a delayed transition from  $S_i$  evaluates to true with  $F_i$ . If so, variables defined in  $F_i$  are stored with  $\text{def}_{h_i}(F_i)$ .

All delayed transitions from  $S_i$  to  $S_j$  are guarded by  $h_i$  (one must have finished evaluating i before moving to j) and a condition  $g_{ij}$ , defined by the value of the guard  $x_{ij}$ . The default condition is to stay in the current state s while  $s_i \neq 0$  (i.e. until mode i is terminated).

Hence, the next state from i is defined by the equation  $s' = s'_i$ . The next state equation of each state is composed with the other to form the product  $\prod_{i < \lceil A \rceil} s' = s'_i$  that is merged as  $s' = \bigvee_{i < \lceil A \rceil} s'_i$ .

```
\begin{split} \forall i < \lceil A \rceil, & \llbracket S_i \rrbracket^s = (P_i \, | \, Q_i \, | \, s_i \hat{} = \text{when} \, (s=i) \, | \, s' = s'_i) \, / s_i \, \text{where} \\ & \langle \langle P_i \rangle \rangle_{n,h_i,F_i} = \llbracket A_i \rrbracket^{s_i,0,g_i,E_i} \\ & Q_i = \prod_{(S_i,x_{ij},S_j) \in \twoheadrightarrow_A} \left( \text{def}_{h_i \, \text{when} \, (\text{use}_{F_i}(x_{ij}))}(F_i) \right) \\ & E_i = \biguplus_{S_j \in \text{pred}_{\longrightarrow_A}(S_i)} F_j \\ & g_i = 1 \, \text{when} \, (s_i \, \text{\$init} \, 0 = 0) \, \text{default} \, \left( \bigvee_{(S_j,x_{ji},S_i) \in \twoheadrightarrow_A} (\text{use}_E(x_{ji})) \right) \\ & g_{ij} = h_i \, \text{when} \, (\text{use}_{F_i}(x_{ij})), \, \forall (S_i,x_{ij},S_j) \in \twoheadrightarrow_A \\ & s'_i = (s \, \text{when} \, s_i \neq 0) \, \text{default} \, \left( \bigvee_{(S_i,x_{ij},S_j) \in \twoheadrightarrow_A} (j \, \text{when} \, g_{ij}) \right) \end{split}
```

Figure 4: Recursive interpretation of a mode automaton

### 4 Conclusion

Synoptic has a formal semantics, defined in terms of the synchronous language SIGNAL. On the one hand, this allows for neat integration of verification environments for ascertaining properties of the system under development. On the other hand, a formal semantics makes it possible to encode the metamodel in a proof assistant. In this sense, Synoptic will profit from the formal correctness proof and subsequent certification of a code generator that is under way in the GeneAuto project. Moreover, the formal model of SIGNAL is the basis for the Eclipse-based polychronous modeling environment SME [3, 4]. SME is used to transform Synoptic diagrams and generate executable C code.

### References

- [1] A. Toom, T. Naks, M. Pantel, M. Gandriau and I. Wati: *GeneAuto: An Automatic Code Generator for a safe subset of SimuLink/StateFlow*. European Congress on Embedded Real Time Software (ERTS'08), Société des Ingénieurs de l'Automobile, (2008).
- [2] P. Le Guernic, J.-P. Talpin and J.-C. Le Lann: *Polychrony for system design. Journal for Circuits, Systems and Computers*, Special Issue on Application Specific Hardware Design, World Scientific, (2003).
- [3] Polychrony and SME. Available at http://www.irisa.fr/espresso/Polychrony.
- [4] C. Brunette, J.-P. Talpin, A. Gamatié and T. Gautier: *A metamodel for the design of polychronous systems. The Journal of Logic and Algebraic Programming*, 78, Elsevier, (2009).