

Formation of submicrometer pore arrays by electrochemical etching of silicon and nanoimprint lithography

Guillaume Laffite, Marilyne Roumanie, Cécile Gourgon, Corinne Perret, Jumana Boussey, Pascal Kleimann

▶ To cite this version:

Guillaume Laffite, Marilyne Roumanie, Cécile Gourgon, Corinne Perret, Jumana Boussey, et al.. Formation of submicrometer pore arrays by electrochemical etching of silicon and nanoimprint lithography. Journal of The Electrochemical Society, 2011, 158 (1), pp.D10-D14. 10.1149/1.3514584. hal-00621082

HAL Id: hal-00621082 https://hal.science/hal-00621082

Submitted on 28 Sep 2022

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Formation of Submicrometer Pore Arrays by Electrochemical Etching of Silicon and Nanoimprint Lithography

Guillaume Laffite,^{a,z} Marilyne Roumanie,^a Cecile Gourgon,^b Corinne Perret,^b Jumana Boussey,^b and Pascal Kleimann^a

^aInstitut des Nanotechnologies de Lyon, Université Claude Bernard—Lyon 1, 69622 Villeurbanne Cedex, France ^bLaboratoire des Technologies de la Microélectronique, 38054 Grenoble cedex 9, France

This work describes the formation of submicrometer pore arrays using nanoimprint lithography and photoelectrochemical etching of n-type silicon in a hydrofluoric acid electrolyte. This work highlights more specifically the link between silicon resistivity and pore geometry. A properly chosen silicon resistivity is shown to ensure a stable pore growth and to limit damages in pore walls due to electrical breakdown and photogenerated carrier diffusion. Well ordered pore arrays with a depth up to 20 μ m and a period of 1 μ m, 750 nm, and 500 nm have been fabricated using silicon wafers with resistivities of 0.76, 0.35, and 0.15 Ω cm, respectively.

Electrochemical etching (EE) of n-type silicon has only been thoroughly studied since the 1990s as a deep etching technique.¹ This process enables the formation of high aspect ratio microstructures (pores, trenches, pillars, tubes, etc.).²⁻⁴ This etching is cost effective and allows one to obtain better surface roughness compared to deep reactive ion etching⁵ as there is no scalloping effect. The aspect ratio can reach 200, and the width of the structure can be easily modulated in the growth direction.⁶

This technique has, however, mostly been studied for the fabrication of pore arrays in the micrometer range.⁷⁻⁹ The current development of silicon nanodevices sometimes requires integrating pore arrays with higher densities. For instance, 500 nm pore arrays are necessary to confine light within the wavelength ranges applicable to telecommunications.¹⁰ These arrays possess high interfacial surface area and are also very desirable in the fields of micro/ nanofluidic membrane fabrication^{11,12} and in the development of supercapacities in microelectronics.¹³

Current research is mainly focused on the fabrication of structures with nontubular pore geometry by the modulation of etching parameters during anodization.⁶ To our knowledge, only few papers have showed successful fabrication of pore arrays with periods of $<1 \ \mu m$,^{10,14} and the smallest period of the submicrometer structure up to date is 500 nm. However, the details of the etching conditions are not clear.¹⁰ The lack of data concerning electrochemical etching in the submicrometer range may be accounted for, first and foremost, by the difficulty of access to nanolithography technology. Indeed, UV photolithography is mainly used in academic laboratories because high resolution techniques require expensive (e.g., deep UV steppers) or time consuming equipments (e.g., E-beam lithography). A second restriction is related to the difficulty of etching pores with diameters <1 µm. Indeed, Lehmann has experimentally observed that the pore diameter is linked to the resistivity used.¹⁵ So. the formation of submicrometer pores typically requires the use of a <1 Ω cm resistivity. This has the effect of favoring electrical breakdown phenomena in the walls and hence to degrade their quality. Indeed, electrical breakdown phenomena lead to the formation of transversal pores in the $\langle 100 \rangle$ direction.¹ Thus, the formation of submicrometer pores requires choosing the silicon resistivity with great care in order to enable the formation of homogeneous pore arrays while limiting damage due to electrical breakdown.

In this paper, we show that the electrochemical etching of silicon is perfectly adapted to the formation of 1 μ m, 750 nm, and 500 nm pore arrays corresponding, respectively, to densities of 1, 2, and 4 pores/ μ m². Such patterns are obtained using nanoimprint lithography (NIL). This technique shows great promise for nanopatterning due to its high resolution, high throughput, and low cost.¹⁶ It consists of duplication of a patterned silicon mold in a thermoplastic polymer film heated above its glass transition temperature. Thermal NIL has been used to obtain homogeneous nanostructures on 100 mm wafers.

Experimental

Experiments were performed on moderately doped n-type silicon (0.07, 0.15, 0.35, and 0.76 Ω cm), (100) oriented, double side polished, and 525 μ m thick Si wafers. A ~50 nm thick silicon dioxide layer was then deposited on the front side using pulsed plasma enhanced chemical vapor deposition. Nanoimprint lithography was then used to define patterns on the 100 mm Si wafers.¹⁶ First molds were fabricated by deep UV lithography and plasma etching. They were covered with an antisticking layer. They were imprinted in a NEB22 polymer film spin coated on the 100 mm Si substrates using a EVG520HE (EV Group, Austria) equipment, which led to uniform imprints on large surfaces (Fig. 1a). The printing parameters were 130°C, 20 bars during 4 min.

Three types of masks (A, B, and C) were processed, with pitches of 1 µm, 750 nm, and 500 nm and pore openings of 400 nm, 375 nm, and 250 nm, respectively. A was a square lattice, while B and C were hexagonal lattices. CF_4 plasma etching was then used to transfer patterns from NEB22 to silicon dioxide (Fig. 1b). After resist removal by O2 plasma, inverted pyramids were formed by KOH etching prior to EE.¹⁷ EE was performed in a homemade PC controlled standard electrochemical cell, as described in Fig. 2. The cell was made of Teflon and had a volume of 400 cm³. The front side of the silicon sample was in contact with the electrolyte and had a circular shape with an area of 2 cm^2 . The electrolyte was prepared by adding buffered HF (BHF: Merck-Ammonium fluoride etchant AF 87.5-12.5) to a 3:1 mixture of deionized water and ethanol. Typical BHF concentrations used were in the range of 5-7.5 wt %. The counter electrode was a platinum grid immersed into the electrolyte. Infrared diodes (850 nm) were used at the back side to photogenerate carriers required for silicon dissolution. Applied voltage and etching current density were kept constant during the anodization time. The etching current was regulated by a feedback control of the intensity of the infrared diodes. After EE, the samples were cleaved in order to observe their cross section with an FEI Inspect F SEM microscope.

Results and Discussion

Figure 3 shows high resolution scanning electron microscopy (SEM) images of pore arrays obtained from masks of types A, B, and C. Typical depths are about 20 μ m and the diameters are about 550, 350, and 270 nm, respectively. The etching conditions expressed in terms of resistivity/applied voltage/current density/BHF concentration are, respectively, 0.76 Ω cm/3 V/4 mA cm⁻²/5 wt % [BHF], 0.35 Ω cm/3 V/4.5 mA cm⁻²/5 wt % [BHF], 0.15 Ω cm/

^z E-mail: guillaume.laffite@univ-lyon1.fr



Figure 1. SEM views of pore opening (a) in NEB22 polymer film after imprint and (b) in silicon dioxide after CF_4 plasma etching.

4 V/7 mA cm⁻²/5 wt % [BHF]. For each sample, the etching time is 2000 s. So, a typical etch rate is about 0.5 μ m min⁻¹.

In the photon-assisted electrochemical etching process, the etching current density *J* is controlled by the back side illumination. The formation of homogeneous pore arrays requires high enough current densities to reach electropolishing at the pore tip.¹⁸ This condition may be written as $J_{tip} = J_{ps}$, where J_{tip} stands for the current density at the pore tip and J_{ps} is the electropolishing current density. Within this etching regime, the pore etch rate is controlled by the steady state condition as described by Lehmann¹⁸ and the pore diameter *d* is a function of the etching current density *J*. The relationship between *d* and *J* is



Figure 2. (Color online) Schematic diagram of the photoelectrochemical etching setup used in this study.



Figure 3. Cross-section SEM views of 20 μ m deep submicrometer structures formed by electrochemical etching: The pore diameter, period, and resistivities are (a) 550 nm, 1 μ m, 0.76 Ω cm; (b) 350 nm, 750 nm, 0.35 Ω cm; (c) 270 nm, 500 nm, 0.15 Ω cm, respectively.

um



Figure 4. Dependence of the minimal pore diameter d_m on silicon resistivity for different masks. A reduction of diameter below d_m leads to unstable regime characterized by dying of pores. In the upper area (homogeneous pore formation), the pore formation is controlled by the steady state condition where the pore diameter is a function of current density according to Eq. 2.

$$\frac{J}{J_{\rm ps}} \approx$$
 etched area ratio [1]

In the case of circular pore arrays, this equation leads to

$$\frac{J}{J_{\rm ps}} \approx \text{pore density} \times \frac{\pi d^2}{4}$$
 [2]

So, an increase of the etching current leads to an increase of the pore surface proportional to J and therefore an increase of the pore diameter proportional to the square root of J. However, experiments show that there is a critical current density J_m below which the steady state condition is no longer maintained and leads to dying; i.e., some pores are no longer etched. It is therefore possible to define a minimal pore diameter d_m which can be formed. Figure 4 shows d_m as a function of silicon resistivity. To make things clear, this figure means that for a given resistivity it is only possible to form homogeneous pore arrays with diameters greater than d_m . As shown in Fig. 4, d_m increases almost linearly with the resistivity for all three masks A, B, and C. We may deduce an empirical relation allowing determination of the diameter d_m according to the silicon resistivity ρ

$$d_{\rm m} \approx 450\rho + 200$$
 [3]

From our results, it cannot be concluded that the lattice periodicity or pattern morphology has an effect on the diameter $d_{\rm m}$. Note, however, that the diameter $d_{\rm m}$ varies significantly with the electrolyte composition and more specifically with the use of HF or BHF. This phenomenon, which is not fully understood, will be the subject of future studies. The validity of Fig. 4 and Eq. 3 is therefore limited to the conditions described in the Experimental section.

Note that according to Fig. 4, it appears to be experimentally difficult to obtain <200 nm diameter pores in this etching regime. The formation of <200 nm diameter pores requires resorting to an etching process controlled by electrical breakdown.¹¹ The major drawbacks to this etching technique are the high amount of defects in the walls and the difficulty to control the pore diameters and depths.

We have also verified that it is possible, just as in the micrometer range, to form pores with diameters greater than d_m by increasing the etching current above J_m (homogeneous pore formation area presented in Fig. 4). As an example, from mask B using a 0.15 Ω cm resistivity, we have etched about 270 nm diameter pores



Figure 5. Dependence of pore formation on etching current density (0.15 Ω cm, mask B): (a) etching at 3 V/4 mA cm⁻²/7.5 wt % [BHF]; (b) etching at 3 V/8 mA cm⁻²/7.5 wt % [BHF].

(Fig. 5a) at 3 V/4 mA cm⁻²/7.5 wt % [BHF] and about 395 nm diameter pores (Fig. 5b) at 3 V/8 mA cm⁻²/7.5 wt % [BHF]. As in the micrometer range, an increase of the etching current density *J* indeed leads to an increase of the pores diameter that is typically proportional to the square root of this density, according to Eq. 2.

In the previous section, our results showed the dependence of the minimal diameter $d_{\rm m}$ on the silicon resistivity. As a consequence, the minimal diameter $d_{\rm m}$ will define the maximal resistivity of silicon that can be used. For instance, if the goal is the formation of 300 nm diameter pores, Fig. 4 suggests that a resistivity less than 0.2 Ω cm should be used.

Nevertheless, a resistivity that is too low may lead to some damages in the walls. These defects might be linked to nonoverlapping of space charge region (SCR) or electrical breakdown.¹⁹ The SCR overlapping condition enables pore wall passivation during etching.²⁰ In the case of a square lattice this condition requires

$$w > \frac{p-d}{2} \tag{4}$$

where w is the SCR width, p is the period of the lattice, and d is the pore diameter.

In the case of a hexagonal lattice, this relation becomes

$$w > \frac{\sqrt{3}}{3}p - \frac{d}{2} \tag{5}$$



Figure 6. (Color online) Cross-section SEM views of pores formed starting from mask B and showing the effect of the SCR overlapping condition on damages in the walls: (a) resistivity 0.07 Ω cm, SCR overlapping condition not fulfilled according to Eq. 5; (b) resistivity 0.35 Ω cm, SCR overlapping condition fulfilled.

Figure 6a shows the damages in the walls (transversal pores) for mask B (hexagonal lattice) when this condition is not fulfilled. In that case a resistivity of 0.07 Ω cm is used, leading to an SCR width w of about 100 nm,⁴ while the period and pore diameter are 0.75 and 0.25 μ m, respectively. As another example, the use of a 0.35 Ω cm resistivity with the same mask (Fig. 6b) allows one to considerably reduce damage while complying with the SCR overlapping condition. Indeed, the SCR width is about 300 nm,⁴ while the period and pore diameter are 0.75 and 0.4 μ m, respectively.

It is clear that the SCR overlapping condition can be fulfilled in the submicrometer range, like adjusting the silicon resistivity in the micrometer range. However, electrical breakdown is a critical issue during the formation of submicrometer pore arrays because of the use of low resistivity silicon wafers ($< 1 \Omega$ cm). The etching current density J can be written as

$$J = J_{\text{photo}} + J_{\text{b}}$$
 [6]

where $J_{\rm photo}$ corresponds to the photocurrent created by the IR diode and $J_{\rm b}$ is the breakdown current. $J_{\rm b}$ increases when the resistivity decreases. It is negligible for resistivities typically >1 Ω cm and predominant for resistivities <20 m Ω cm. $J_{\rm b}$ being responsible for damages in the walls, we found experimentally that it is quite problematic to work with resistivities lower than 50 m Ω cm. Moreover, $J_{\rm b}$ also increases when the pore diameter decreases due to the high electrical fields in the SCR.²⁰ Thus, the formation of the damages (transverse nanopores) in the walls during the pore formation induces an increase of $J_{\rm b}$. As a consequence, working with a constant etching current density *J* and a high density of damages in the walls lead to a decrease of $J_{\rm photo}$ according to Eq. 6.

So, silicon resistivity is an essential parameter and must be chosen correctly depending on the pore geometry to be formed. On the one hand, this resistivity has to be as high as possible to limit the damages in the walls. On the other hand, it must be low enough to enable the formation of pores with the desired diameter (as shown in Fig. 4).

All the more, the major difficulty and the major requirement are to have low resistivity dispersion in a silicon wafer batch. For example, the dispersion given by the manufacturer could be comprised between 0.1 and 1 Ω cm. Thus, some wafers from the batch will be suitable for the formation of 250 nm diameter pores and others for the formation of 800 nm pores. It is thus crucial to classify the wafers according to the resistivity with a precision of one or two significant digits.

The voltage effect is quite difficult to characterize because it has an influence on both the electric field of the SCR (and as a consequence on the focus of the electric field lines at the tip of the pores) as well as on the chemical reaction of the silicon dissolution. This reaction is not characterized well enough to do simulations on the electrochemical etching and so to accurately understand the voltage effect. Still, this voltage must be high enough to satisfy the J_{tip} = J_{ps} at the pore tip. Experimentally, we can observe that this condition is satisfied using 3–4 V. Working above 3–4 V increases damage by electrical breakdown in the walls, mostly in the $\langle 100 \rangle$ direction.

The BHF concentration has a key role in the electropolishing current density J_{ps} . An increase of this concentration leads to an increase of J_{ps} and therefore an increase of the pore's etch rate.²¹ However, because the correct formation of the pores requires the $J_{tip} = J_{ps}$ condition, it is necessary to photogenerate a sufficient number of carriers with the infrared diode. In this study, we use a 1.5 W infrared diode emitting at 850 nm. The BHF concentrations presented are adapted to this infrared diode. The use of a more powerful diode would allow an increase of the BHF concentration and therefore an increase of the etch rate.

Conclusion

We have showed that n-type silicon electrochemical etching, such as described by Lehmann, is perfectly adapted to the formation of deep submicrometer pores. The use of the nanoimprint lithography technique has enabled us to form pore arrays with periods of 1 μ m, 750 nm, and 500 nm. In this range of periods, the silicon resistivity is a critical parameter. It has to be adjusted accurately (with a two decimal precision) depending on the desired period and pore diameter. We show here that <0.15 Ω cm resistivities enable the formation of pores with a <270 nm diameter.

This shows the realistic possibility of forming pore arrays with a period down to 300 nm. We are currently working on the etching of pores with periods of 450 and 400 nm by holographic lithography techniques. We are also working on another etching regime (with lower voltage and etching current) in which the etch rate is no longer bound by $J_{\rm ps}$ and which enables us to work with higher resistivities and to obtain smaller diameter pores while limiting electrical breakdown phenomena.

Acknowledgments

This research was supported by the French National Research Agency (ANR-Pnano) and the Rhône-Alpes Regional Council (Cluster Micro-Nano systèmes).

Université Claude Bernard assisted in meeting the publication costs of this article.

References

- 1. V. Lehmann and H. Föll, J. Electrochem. Soc., 137, 653 (1990).
- 2. P. Kleimann, J. Linnros, and R. Juhasz, Appl. Phys. Lett., 79, 1727 (2001).
- 3. G. Barillaro, A. Nannini, and M. Piotto, Sens. Actuators, A, 102, 195 (2002).

- S. G. Barman, X. Badel, and J. Linnros, *Appl. Phys. Lett.*, **86**, 183108 (2005).
 P. Kleimann, X. Badel, and J. Linnros, *Appl. Phys. Lett.*, **86**, 183108 (2005).
 P. Mao and J. Han, *Lab Chip*, **9**, 586 (2009).
 S. Matthias, F. Müller, J. Schilling, and U. Gösele, *Appl. Phys. A: Mater. Sci. Process.*, **80**, 1391 (2005).
- 7. H. Föll, M. Christophersen, J. Carstensen, and G. Hasse, Mater. Sci. Eng. R., 39, 93 (2002).
- 8. J. Linnros, X. Badel, and P. Kleimann, Phys. Scr., 126, 72 (2006).
- J. Linnos, A. Bacci, and I. Richani, *Phys. Sci.*, **120**, 12 (2009).
 H. Sato, T. Yamaguchi, T. Isobe, S. Shoji, and T. Homma, *Electrochem. Commun.*, **12**, 765 (2010).
 J. Schilling, J. White, A. Scherer, G. Stupian, R. Hillebrand, and U. Gösele, *Appl. Phys. Lett.*, **86**, 011101 (2005).

- S. Letant, T. van Buuren, and L. Terminello, *Nano Lett.*, 4, 1705 (2004).
 C. Striemer, T. Gaborsky, J. McGrath, and P. Fauchet, *Nature (London)*, 445, 749 (2007).13. V. Lehmann, W. Hönlein, H. Reisinger, A. Spitzer, H. Wendt, and J. Willer, *Thin*
- V. Lemmann, W. Honsen, H. Ressinger, H. Spitzer, H. Genez, and F. Barto, Solid Films, 276, 138 (1996).
 D. Hippo, Y. Nakamine, K. Urakawa, and Y. Tsuchiya, Jpn. J. Appl. Phys., 47,
- 7398 (2008).
- 15. V. Lehmann and U. Grüning, Thin Solid Films, 297, 13 (1997).
- C. Gourgon, C. Perret, J. Tallal, F. Lazzarino, S. Landis, O. Joubert, and R. Pelzer, *J. Phys. D: Appl. Phys.*, **38**, 70 (2005).
 X. Badel, R. T. Kumar, P. Kleimann, and J. Linnros, *Superlattices Microstruct.*, **36**,
- 245 (2004).
- V. Lehmann, *Thin Solid Films*, 255, 1 (1995).
 V. Lehmann, R. Stengl, and A. Luigart, *Mater. Sci. Eng., B*, 69–70, 11 (2000).
 X. G. Zhang, *J. Electrochem. Soc.*, 138, 3750 (1991).
 V. Lehmann, *J. Electrochem. Soc.*, 140, 2836 (1993).