FPGA architecture of the LDPS Motion Estimation for H.264/AVC Video Coding - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue Journal of Signal Processing Systems Année : 2012

FPGA architecture of the LDPS Motion Estimation for H.264/AVC Video Coding

Résumé

Motion estimation is a highly computational demanding operation during video compression process and significantly affects the output quality of an encoded sequence. Special hardware architectures are required to achieve real-time compression performance. Many fast search block matching motion estimation (BMME) algorithms have been developed in order to minimize search positions and speed up computation but they do not take into account how they can be effectively implemented by hardware. In this paper, we propose three new hardware architectures of fast search block matching motion estimation algorithm using Line Diamond Parallel Search (LDPS) for H.264/AVC video coding system. These architectures use pipeline and parallel processing techniques and present minimum latency, maximum throughput and full utilization of hardware resources. The VHDL code has been tested and can work at high frequency in a Xilinx Virtex-5 FPGA circuit for the three proposed architectures.

Dates et versions

hal-00614732 , version 1 (15-08-2011)

Identifiants

Citer

Moez Kthiri, Hassen Loukil, Ahmed Ben Atitallah, Patrice Kadionik, Dominique Dallet, et al.. FPGA architecture of the LDPS Motion Estimation for H.264/AVC Video Coding. Journal of Signal Processing Systems, 2012, 68 (2), pp 273-285. ⟨10.1007/s11265-011-0614-x⟩. ⟨hal-00614732⟩
218 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More