A new frequency synthesizer stabilization method based on a mixed phase locked loop and delay locked loop - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2011

A new frequency synthesizer stabilization method based on a mixed phase locked loop and delay locked loop

Résumé

A novel technique for the stabilization of local oscillators is presented in this paper based on the combination of a Phase Locked Loop (PLL) and a Delay Locked Loop (DLL) architecture. On one hand, phase noise performances are improved taking advantage of both architectures and in particular to the non-accumulation of random timing jitter in DLL mode. On the other hand, the settling time (less than 0.5µs) of the system is optimized by the increase of the PLL bandwidth, up to instable mode. Multistandard synthesis is so performed within a 1 - 5 GHz range, with a swift agility from one to one.

Domaines

Electronique
Fichier non déposé

Dates et versions

hal-00583970 , version 1 (07-04-2011)

Identifiants

  • HAL Id : hal-00583970 , version 1

Citer

Pierre-Olivier Lucas de Peslouan, Cédric Majek, Thierry Taris, Yann Deval, Jean-Baptiste Begueret, et al.. A new frequency synthesizer stabilization method based on a mixed phase locked loop and delay locked loop. IEEE International Symposium on Circuits and Systems (ISCAS), May 2011, Rio de Janeiro, Brazil. pp.82-89. ⟨hal-00583970⟩
155 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More