

Design of Parallel LDPC Interleaver Architecture: A Bipartite Edge Coloring Approach

Awais. H. SANI, P. Coussy, C Chavet, E. Martin
University Bretagne-Sud / Lab-STICC
awais-hussain.sani@univ-ubs.fr

December 14, 2010

Outline

- Problem Formulation
- Modeling
- Algorithm
- Conclusion

Outline

- Problem Formulation
- Modeling
- Algorithm
- Conclusion

Problem Formulation

- Set of K data elements $\{d_0, d_1, \dots, d_{K-1}\}$
- Set of P processing elements $\{PE_0, PE_1, \dots, PE_{P-1}\}$
- Set of $B = P$ memory banks $\{b_0, b_1, \dots, b_{P-1}\}$
- Size of each memory bank $M = K/P$
- Set of N time instances $\{t_1, t_2, \dots, t_N\}$ in which P processing elements process K data elements.

Problem Formulation

Lab-STICC

- Set of K data elements $\{d_0, d_1, \dots, d_{K-1}\}$
- Set of P processing elements $\{PE_0, PE_1, \dots, PE_{P-1}\}$
- Set of $B = P$ memory banks $\{b_0, b_1, \dots, b_{P-1}\}$
- Size of each memory bank $M = K/P$
- Set of N time instances $\{t_1, t_2, \dots, t_N\}$ in which P processing elements process K data elements.

Mapping problem: Store K data elements in B memory banks in such a manner that P processing element can access B memory banks in parallel at each time instance for first reading and then writing B data elements without any conflict.


5

Example

Lab-STICC

- Set of K data elements $\{d_0, d_1, \dots, d_{K-1}\}$
- Set of P processing elements $\{PE_0, PE_1, \dots, PE_{P-1}\}$
- Set of $B = P$ memory banks $\{b_0, b_1, \dots, b_{P-1}\}$
- Size of each memory bank $M = K/P$
- Set of N time instances $\{t_1, t_2, \dots, t_N\}$ in which P processing elements process K data elements.

$K = 6,$
 $P = B = 3$
 $M = 2$
 $N = 6$




Data Access Matrix

6

Traditional Approach

Lab-STICC



$K = 6,$
 $P = B = 3,$
 $M = 2$
 $N = 6$


Conflict Access Graph

PE ₁	1	3	6	5	4	2
PE ₂	2	5	1	6	3	1
PE ₃	3	6	4	2	5	4
	t ₁	t ₂	t ₃	t ₄	t ₅	t ₆

7

Traditional Approach

Lab-STICC



$K = 6,$
 $P = B = 3,$
 $M = 2$
 $N = 6$


Conflict Access Graph

PE ₁	1	3	6	5	4	2
PE ₂	2	5	1	6	3	1
PE ₃	3	6	4	2	5	4
	t ₁	t ₂	t ₃	t ₄	t ₅	t ₆

8

Traditional Approach

Lab-STICC



Conflict Access Graph


PE ₁	1	3	6	5	4	2
PE ₂	2	5	1	6	3	1
PE ₃	3	6	4	2	5	4
	t ₁	t ₂	t ₃	t ₄	t ₅	t ₆

$K = 6,$
 $P = B = 3,$
 $M = 2$
 $N = 6$

9

Traditional Approach

Lab-STICC



Conflict Access Graph


PE ₁	1	3	6	5	4	2
PE ₂	2	5	1	6	3	1
PE ₃	3	6	4	2	5	4
	t ₁	t ₂	t ₃	t ₄	t ₅	t ₆

$K = 6,$
 $P = B = 3,$
 $M = 2$
 $N = 6$

10

Traditional Approach

Lab-STICC



Conflict Access Graph

PE ₁	1	3	6	5	4	2
PE ₂	2	5	1	6	3	1
PE ₃	3	6	4	2	5	4
	t ₁	t ₂	t ₃	t ₄	t ₅	t ₆


$K = 6,$
 $P = B = 3,$
 $M = 2$
 $N = 6$

Nodes connected with the same edge
should be of different color and each color
represents memory bank.

11

Traditional Approach

Lab-STICC



Conflict Access Graph


PE ₁	1	3	6	5	4	2
PE ₂	2	5	1	6	3	1
PE ₃	3	6	4	2	5	4
	t ₁	t ₂	t ₃	t ₄	t ₅	t ₆

$K = 6,$
 $P = B = 3,$
 $M = 2$
 $N = 6$

We need 5 memory banks to
access 6 data elements.

12


Resultant Architecture Using Traditional Approach



New Approach

To tackle this problem, we introduce the concept of multiple read and multiple write access Concept.

New Approach



	R	W		R	W		R	W		R	W		R	W		R	W
1			3			6			5			4			2		
2			5			1			6			3			1		
3			6			4			2			5			4		
	t ₁		t ₂			t ₃			t ₄			t ₅			t ₆		

Mapping Matrix

Constraints

Mapping Constraints:

- At each time instance, all the memory banks in the read column (resp. in the write column) of the mapping matrix must be different.

	R	W		R	W		R	W		R	W		R	W		R	W
1	3	6		5	4		2										
2	5	1		6	3		1										
3	6	4		2	5		4										
	t ₁		t ₂		t ₃		t ₄			t ₅			t ₆				

Mapping Matrix

Constraints

Mapping Constraints:

- At each time instance, all the memory banks in the read column (resp. in the write column) of the mapping matrix must be different.
- The bank of the last write access to a data must be the same as the bank of its first read access.

	R	W		R	W		R	W		R	W		R	W		R	W	
1			3			6			5			4			2			
2			5			1			6			3			1			
3			6			4			2			5			4			
	t_1		t_2		t_3		t_4		t_5		t_6							

Mapping Matrix

17

Constraints

Mapping Constraints:

- At each time instance, all the memory banks in the read column (resp. in the write column) of the mapping matrix must be different.
- The bank of the last write access to a data must be the same as the bank of its first read access.

	R	W		R	W		R	W		R	W		R	W		R	W	
1			3			6			5			4			2			
2			5			1			6			3				1		
3			6			4			2			5			4			
	t_1		t_2		t_3		t_4		t_5		t_6							

Mapping Matrix


18

Outline

- Problem Formulation
- Modeling
 - Preparing Bipartite Graph
- Algorithm
- Conclusion

19


Preparing Bipartite Graph



20

Preparing Bipartite Graph

Lab-STICC



Data Node Representation

Where

$e_{0l,R}$ and $e_{(n-1)l,R}$ represent first and last read access of the data l respectively.
 $e_{0l,W}$ and $e_{(n-1)l,W}$ represent first and last write access of the data l respectively.

21

Preparing Bipartite Graph

Lab-STICC

Placement Property:


$$i_{th} \text{ write access} = \text{modulo}_{\text{degree}l}(i + 1) \text{ read access}$$

This placement property is used to search edges during algorithm.

The read access of the i_{th} write access is called *direct edge* whereas the corresponding write access is called *induced edge* next in this presentation.

for ($\text{degree}l$) = 3



$$i_{th} \text{ write access} = \text{modulo}_3(i + 1) \text{th read access}$$



22

Preparing Bipartite Graph


Lab-STICC



23


Preparing Bipartite Graph

Lab-STICC



24

Preparing Bipartite Graph



Outline


- Problem Formulation
- Modeling
 - Preparing Bipartite Graph
- Algorithm
 - Partitioning
 - Coloring
- Conclusion

Partitioning Algorithm


Proper Partition:

Proper partition is the subgraph in which all the time vertices have degree 2.

Proper partition is the subgraph in which all the time vertices have degree 1.



Proper partitioning with each time vertex degree 2.




Regular partitioning with each time vertex degree 1.

Partitioning Algorithm

Partitioning Constraint:


No more than 2 read or write accesses have to be done at each time instance in a proper partition.



Proper partitioning with each time vertex degree 2.

	R	W	R	W	R	W	R	W	R	W	
t ₁	1		3		6		5		4		2
t ₂		5		1		6		3		1	
t ₃			6		4		2		5		4

Partitioning Algorithm



Partitioning Algorithm

Partitioning Algorithm:

- Process of Traversal
- Process of Elimination

Partitioning Algorithm

Partitioning Algorithm:

- Process of Traversal
- Process of Elimination

Process of Traversal

1. Randomly selects the edge available at the current data and time vertex.
2. Records the induced edge of the selected edge.

Partitioning Algorithm

Partitioning Algorithm:

- Process of Traversal
- Process of Elimination

Process of Traversal


1. Randomly selects the edge available at the current data and time vertex.
2. Records the induced edge of the selected edge.

Process of Elimination

1. Removes the edges from current partition, the selection of which makes the construction of *proper partition* following "*partitioning constraint*" impossible.

Partitioning Algorithm

Lab-STICC




Algorithm invokes the process of traversal to add the edge $(1, t_1)$ into the path p_1 as shown with bold line. Induced edge $(1, t_6)$ of the $(1, t_1)$ is also recorded with dotted line.

$$p_1 = \{(1, t_1)\}$$

33

Partitioning Algorithm

Lab-STICC




Process of elimination is invoked but do not find any edge to be deleted.

$$p_1 = \{(1, t_1)\}$$

34

Partitioning Algorithm

Lab-STICC




Path is not completed. Start adding other edges to the path.

$$p_1 = \{(1, t_1)\}$$

35

Partitioning Algorithm

Lab-STICC




Algorithm invokes the process of traversal to add the edge $(t_1, 3)$ into the path p_1 as shown with bold line. Induced edge $(1, t_6)$ of the $(3, t_6)$ is also recorded with dotted line.


$$p_1 = \{(1, t_1), (t_1, 3)\}$$

36

Partitioning Algorithm



Time Nodes Data Nodes




Process of elimination is invoked and found that two read accesses are done at t_i , other read accesses at t_i is deleted as shown with large and small dotted line.


$$p_1 = \{(1, t_1), (t_1, 3)\}$$

37

Partitioning Algorithm



Time Nodes Data Nodes




Path is not completed. Start adding other edges to the path.


$$p_1 = \{(1, t_1), (t_1, 3)\}$$

38

Partitioning Algorithm



Time Nodes Data Nodes




Algorithm invokes the process of traversal to add the edge $(3, t_3)$ into the path p_1 . Since $(3, t_3)$ is already a induced edge so this edge is now bold and dotted.


$$p_1 = \{(1, t_1), (t_1, 3), (3, t_3)\}$$

39

Partitioning Algorithm



Time Nodes Data Nodes




Traversal continues until, p_1 reaches at t_4 .

$$p_1 = \{(1, t_1), (t_1, 3), (3, t_3), (t_3, 5), (5, t_5)\}$$

40

Partitioning Algorithm

Lab-STICC




Process of elimination finds that 2 write accesses is done at t_2 as shown through induced edges. So other edges, $(t_3, 6)$ in this case, which have write accesses at t_2 is deleted.

$$p_1 = \{(1, t_1), (t_1, 3), (3, t_3), (t_3, 5), (5, t_5), (t_5, 4)\}$$

41

Partitioning Algorithm

Lab-STICC




Traversal continues until path p_1 is completed as shown with bold lines.

$$p_1 = \{(1, t_1), (t_1, 3), (3, t_3), (t_3, 5), (5, t_5), (t_5, 4), (t_4, 6), (6, t_2), (t_2, 3)\}$$

42

Partitioning Algorithm

Lab-STICC




But partition sg_1 is not completed.

$$p_1 = \{(1, t_1), (t_1, 3), (3, t_3), (t_3, 5), (5, t_5), (t_5, 4), (t_4, 6), (6, t_2), (t_2, 3)\}$$

43

Partitioning Algorithm

Lab-STICC




Algorithm traverses another path p_2 to complete sg_1 .

$$p_2 = \{(1, t_3), (t_3, 4), (4, t_6), (t_6, 1)\}$$


44

Partitioning Algorithm




45

Partitioning Algorithm




46

Partitioning Algorithm




47

Partitioning Algorithm







48

- Problem Formulation
- Modeling
 - Preparing Bipartite Graph
- Algorithm
 - Partitioning
 - **Coloring**
- Conclusion




Coloring Algorithm.




Color one edge.

Coloring Algorithm



Time Nodes Data Nodes

Search for the time node in which induced edge of the current colored edge exits. t_6 is the required node.




$$e_{0l,W} = e_{1l,R}$$

$$e_{1l,W} = e_{2l,R}$$


$$e_{2l,W} = e_{0l,R}$$

Coloring Algorithm



Time Nodes Data Nodes

Search for the other edge which has induced edge at t_6 and give it 2nd color. In that way, we remove the write access conflict.




$$e_{0l,W} = e_{1l,R}$$

$$e_{1l,W} = e_{2l,R}$$


$$e_{2l,W} = e_{0l,R}$$

Coloring Algorithm




Time Nodes Data Nodes

Partition is not completely colored. Go on coloring other edges.




Coloring Algorithm



Time Nodes Data Nodes

Remove the read access conflict by giving different color to the edge at t_3 .




$$e_{0l,W} = e_{1l,R}$$

$$e_{1l,W} = e_{2l,R}$$

$$e_{2l,W} = e_{0l,R}$$

Coloring Algorithm



Time Nodes

Data Nodes


Remove the write access conflict by searching for induced edges.

$$e_{0l,W} = e_{1l,R}$$

$$e_{1l,W} = e_{2l,R}$$

$$e_{2l,W} = e_{0l,R}$$

Coloring Algorithm




Time Nodes

Data Nodes

Process continues until we completely colored the partition sg_1 .


Coloring Algorithm



Time Nodes

Graph is not completely Colored.


Coloring Algorithm



Time Nodes

Give one color to partition sg_2 .

Coloring Algorithm



Outline

- Problem Formulation
- Modeling
 - Preparing Bipartite Graph
- Algorithm
 - Partitioning
 - Coloring
- Conclusion

Complete Memory Mapping

	R	W		R	W		R	W		R	W		R	W		R	W	
1			3			6			5			4			2			
2			5			1			6			3			1			
3			6			4			2			5			4			
	t_1		t_2		t_3		t_4		t_5		t_6							

Complete Mapping



Conclusion

- Concept of multiple read/write approach is presented.
- Modified bipartite edge coloring approach is introduced to find conflict free memory mapping for any type of parallel iterative decoding for LDPC.

Future Perspectives

Lab-STICC

- Additional constraints will be added in order to find mapping following the targeted interconnection network.
- Complexity of the interconnection network is considered in the future development of the mapping algorithm.

Questions

Lab-STICC

