Design of Parallel LDPC Interleaver Architecture: A Bipartite Edge Coloring Approach
Résumé
Parallel hardware architecture proves to be an excellent compromise between area, cost, flexibility and high throughput in the hardware design of LDPC decoder. However, this type of architecture suffers from memory mapping problem: concurrent read and write accesses to data have to be performed at each time instance without any conflict. In this paper, we present an original approach based on the tanner graph modeling and a modified bipartite edge coloring algorithm to design parallel LDPC interleaver architecture.
Fichier principal
PID1509553.pdf (459.15 Ko)
Télécharger le fichier
Conference_Presentation_Final_ICECS.pdf (662.48 Ko)
Télécharger le fichier
| Origine | Fichiers éditeurs autorisés sur une archive ouverte |
|---|
| Format | Autre |
|---|