Design and FPGA prototyping of a bit-interleaved coded modulation receiver for the DVB-T2 standard - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2010

Design and FPGA prototyping of a bit-interleaved coded modulation receiver for the DVB-T2 standard

Résumé

Signal Space Diversity (SSD) has been lately adopted into the second generation of the terrestrial digital video broadcasting standard DVB-T2. In this paper, a bit-interleaved coded modulation receiver for the DVB-T2 standard is detailed. An LDPC decoder based on a vertical layered schedule is the main novelty of this work. It enables an efficient exchange of extrinsic information between the rotated demapper and the LDPC decoder if an iterative receiver is considered. The design and the FPGA prototyping of the resultant architecture are then described. Low architecture complexity and good performance represent the main features of the proposed receiver.

Domaines

Electronique
Fichier principal
Vignette du fichier
SIPS_2010_VF.pdf (438.97 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00538605 , version 1 (22-11-2010)

Identifiants

Citer

Meng Li, Charbel Abdel Nour, Christophe Jego, Catherine Douillard. Design and FPGA prototyping of a bit-interleaved coded modulation receiver for the DVB-T2 standard. Signal Processing Systems (SIPS), 2010 IEEE Workshop on, Oct 2010, San Francisco, United States. pp.162 -167, ⟨10.1109/SIPS.2010.5624781⟩. ⟨hal-00538605⟩
144 Consultations
481 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More