A Low-Power, High-Speed DCT architecture for image compression: principle and implementation - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2010

A Low-Power, High-Speed DCT architecture for image compression: principle and implementation

Maher Jridi
Ayman Alfalou

Domaines

Electronique
Fichier non déposé

Dates et versions

hal-00518068 , version 1 (16-09-2010)

Identifiants

  • HAL Id : hal-00518068 , version 1

Citer

Maher Jridi, Ayman Alfalou. A Low-Power, High-Speed DCT architecture for image compression: principle and implementation. 18th IEEE/IFIP International Conference on VLSI and System-on-Chip, Sep 2010, Madrid, Spain. pp.304-309. ⟨hal-00518068⟩

Collections

LABISEN
13 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More