A Passive Mixer for 60 GHz Applications in CMOS 65nm Technology - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2010

A Passive Mixer for 60 GHz Applications in CMOS 65nm Technology

Résumé

A study of the feasibility of a wide band double balanced resistive mixer in the 60 GHz band is done. The device is implemented in a 65nm CMOS technology process. In this paper an approach to design an optimized version of the mixer in terms of the principal figures of merit: conversion loss, port to port isolation and noise figure is shown. The mixer will be a part of an homodyne downconversion system. The conversion loss is 6.9±0.2dB around 60GHz with a − 5dBm of LO drive. The port-to-port isolation for the LO feed through is better than 41dB. The noise figure is 8.39dB. The power dissipation for the mixer depends on the LO buffer that increases the input LO power. Its power consumption is 15mW

Domaines

Electronique
Fichier principal
Vignette du fichier
PID1112745.pdf (407.49 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00464925 , version 1 (18-03-2010)

Identifiants

  • HAL Id : hal-00464925 , version 1

Citer

Mariano Ercoli, Michael Kraemer, Daniela Dragomirescu, Robert Plana. A Passive Mixer for 60 GHz Applications in CMOS 65nm Technology. German Microwave Conference 2010, Mar 2010, Berlin, Germany. ⟨hal-00464925⟩
97 Consultations
1394 Téléchargements

Partager

Gmail Facebook X LinkedIn More