General Iteration graphs and Boolean automata circuits
Mathilde Noual

To cite this version:
Mathilde Noual. General Iteration graphs and Boolean automata circuits. 2010. hal-00452025

HAL Id: hal-00452025
https://hal.science/hal-00452025
Preprint submitted on 1 Feb 2010

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
General Iteration graphs and Boolean automata circuits

Mathilde Noual$^{1,2}$

$^2$ Université de Lyon, ÉNS-Lyon, LIP, CNRS UMR5668, 69007 Lyon, France
$^4$ IXXI, Institut rhône-alpin des systèmes complexes, 69007 Lyon, France

Abstract

This article is set in the field of regulation networks modeled by discrete dynamical systems. It focuses on Boolean automata networks. In such networks, there are many ways to update the states of every element. When this is done deterministically, at each time step of a discretised time flow and according to a predefined order, we say that the network is updated according to a block-sequential update schedule (blocks of elements are updated sequentially while, within each block, the elements are updated synchronously). Many studies, for the sake of simplicity and with some biologically motivated reasons, have concentrated on networks updated with one particular block-sequential update schedule (more often the synchronous/parallel update schedule or the sequential update schedules). The aim of this paper is to give an argument formally proven and inspired by biological considerations in favour of the fact that the choice of a particular update schedule does not matter so much in terms of the possible and likely dynamical behaviours that networks may display.

Keywords: Discrete dynamical system, regulation network, positive and negative circuit, asymptotic dynamical behaviour, attractor, potential, update schedule.

1 Introduction

As many studies have already emphasised [7, 1, 5, 6], amongst the features of discrete models of regulation networks that impact significantly on their dynamical behaviour are their update schedules. Generally speaking, an update schedule specifies when the elements of the network are updated throughout the flow of discretised time. Block-sequential update schedules are amongst the most famous. Their characteristic is to update all elements deterministically and exactly during a fixed amount of time. It is well known that different block-sequential update schedules yield different dynamical behaviours of networks. Thus, the choice of one specific block-sequential update schedule cannot be justified reasonably solely by its definition itself. From the biological point of view, the lack of knowledge concerning the order of gene regulations does not help either in giving an argument in favour of one iteration mode rather than another. Biologists, however, tend to agree that the probability that all genes involved in a same cellular physiological function evolve synchronously is almost null, particularly considering the plausible presence of noise. Furthermore, it does not seem reasonable to think that all genes (and their expressions) are subjected to a particular genetic biological clock and that the biological
clocks of all genes are synchronised although a total lack of synchronicity appears to
be on the whole rather unlikely as well.

In order to bypass the problem of the choice of update schedule, we suggest here to
show that many of the dynamical behaviours induced by particular block-sequential
update schedules are in fact meaningless artefacts in a sense that we will clarify.
On the contrary, certain sets of network configurations are indeed stable enough to
resist to likely perturbations of the update order. Fixed points are well-known and
simple examples of these stable configurations. To point this out, we define general
iteration graphs that contain all the information concerning all possible deterministic
dynamical behaviours of a network.

Our study is carried out on the discrete models of regulation networks that are
Boolean automata networks. These networks are described in Section 2. In section 3,
with the intent of proving the pertinence of general iteration graphs, we analyse the
general iteration graph of a real network. Section 4 focuses on Boolean automata
circuits, that is networks whose underlying structures are circuits. Special atten-
tion is payed to these particular networks in this document. The reason is that
circuits, as Thomas discovered in 1981 [21], play an important role in the dynamics
of networks containing them. One way to see this is to note that a network whose
underlying interaction graph is a tree or more generally a graph without circuits can
only eventually end up in a configuration that will never change over time (a fixed
point). A network with retroactive loops, on the contrary, will exhibit more diverse
dynamical behaviour patterns. Thomas [21] formulated conjectures concerning the
role of positive (i.e., with an even number of inhibitions) and negative (i.e., with an
odd number of inhibitions) circuits in the dynamics of regulation networks. At the
end of section 4, we discuss how our work agrees with them.

2 Definitions, and notations

**Boolean automata networks**

We define a Boolean automata network to be a couple \( N = (G, \mathcal{F}) \) where
\( G = (V, A) \) is the interaction graph of the network and \( \mathcal{F} = \{ f_i \mid i \in V \} \) is its set
of local transition functions. The elements of the network are represented by the
nodes of \( G \) (in the sequel we will sometimes identify a network with its interaction
graph). Each one of them has a Boolean state that may change over time. It is
either active (its state is 0) or inactive (its state is 1). If the size of \( N \) is \( n \), i.e.,
if \( |V| = n \), vectors in \( \{0, 1\}^n \) are called configurations or (global) states of \( N \).
In the interaction graph \( G \), an arc \((i, j) \in A\) indicates that the state of the element
or node \( j \in V \) depends on that of the node \( i \in V \). The local transition function
\( f_j : \{0, 1\}^n \to \{0, 1\} \in \mathcal{F} \) indicates how. More precisely, starting in a configuration
\( x \in \{0, 1\}^n \), if the state \( x_j \) of node \( j \) is updated, it becomes
\[ x'_j = f_j(x). \]

The local transition functions of a network are supposed to be monotonous and if
\((i, j) \in A\), then, when
\[ \forall(x_0, \ldots , x_{n-1}) \in \{0, 1\}^n, \]
\[ f_j(x_0, \ldots , x_i = 1, \ldots , x_{n-1}) \geq f_j(x_0, \ldots , x_i = 0, \ldots , x_{n-1}), \]
node $i$ is said to be an **activator** of node $j$ and the arc $(i, j) \in A$ is said to be **positive** (it is labeled by $+$). Otherwise, $i$ is said to be an **inhibitor** of $j$ and the arc $(i, j) \in A$ is said to be **negative** (it is labeled by $\circ$). As the function $f_j$ only depends on the coefficients $x_i$ of $x$ that correspond to states of incoming neighbours $i$ of node $j$, we consider it to be a function of $\{0, 1\}^{\left|V^{-}\right|} \rightarrow \{0, 1\}$, where $V^{-} = \{i \mid (i, j) \in A\}$, and we write the following: 

$$x'_j = f_j(x_i \mid i \in V^{-}).$$  \hfill (1)

**Block-sequential update schedules**

The elements and the interactions of a network being specified, one last point needs to be clarified in order to define completely a network and in particular the way it evolves over time, that is, *when* is the state of each node $j$ updated?

Networks are often associated to an **update** or **iteration schedule** that specifies the order according to which the nodes are updated. One of the most common deterministic update schedules are **block-sequential update schedules**. These update schedules can be defined formally by a function $s : V \rightarrow \{0, \ldots, |V| - 1\}$. Then, $s(i)$ represents the date of update of node $i$ *within* one unitary time step (i.e., between a time step $t$ and the following time step $t + 1$). At the end of each time step, all nodes of the network have been updated exactly once since the previous time step. Without loss of generality, we suppose that $s$ allows for no "waiting period" within a time step: $\min \{s(i) \mid i \in V\} = 0$ and $\forall t, 0 \leq t < n - 1, \exists i \in V, s(i) = t + 1 \Rightarrow \exists j \in V, s(j) = t$. The update schedule called **synchronous** or **parallel** is denoted by $\pi$. It is such that $\forall i \in V, \pi(i) = 0$. An update schedule $s$ is said to be **sequential** when it updates only one node at a time: $\forall i, j \in V, s(i) \neq s(j)$, i.e., $\forall t, 0 \leq t < n, \exists i \in V, s(i) = t$. There are $n!$ different sequential update schedules of a set of $n$ nodes. Block-sequential update schedules take there name from the fact that they define **blocks** $B_k^n = \{i \in V \mid s(i) = k\}$ of nodes that are updated synchronously while the blocks are updated sequentially. From [3], we know that the number of different block-sequential update schedules of size $n$ is given by the following formula:

$$B(n) = \sum_{k=0}^{n-1} \binom{n}{k} B(k)$$

(that is, the number of lists of sets of elements taken in a set of size $n$).

As a finite sized network $N = (G, \mathcal{F})$ has a finite number of configurations, with a deterministic (block-sequential) update mode $s$, it necessarily ends up looping on a certain set of configurations $\mathcal{A} \subseteq \{0, 1\}^n$ (where $n$ is still the network size). All such sets $\mathcal{A}$ of configurations that a network may reach after a certain number of steps and that it can then never leave are called the **attractors** of the network updated with th specific update schedule $s$. For any initial configuration $x(0) \in \{0, 1\}^n$, let $x(t)$ be the configuration of the network after $t$ steps of time during which the updates of nodes have been performed according to the local transition functions of $\mathcal{F}$ and to the update schedule $s$. Then, an attractor of $N$ is a set of $p \in \mathbb{N}$ configurations $x(t), x(t + 1), \ldots, x(t + p - 1)$, such that $\forall t' > 0, x(t + t') = x(t + t' \mod p)$. If, in addition, there is no $d < p$ satisfying $\forall t', x(t' + d) = x(t')$, then the attractor is said to have a period equal to $p$. Attractors of period 1 are usually called **fixed points** and other attractors (attractors of period greater than 1) are called **limit cycles**.
Now, the formalism described above implies that within one unitary time step, the network undergoes in reality several update stages, one for the update of each block \( B_k^i = \{ i \in V \mid s(i) = k \} \) (except when the update schedule is the parallel schedule which defines only one block). Observing this way the network only at regular intervals corresponding to one unitary time step rather than observing it each time an update occurs makes sense since during each of these intervals, the sequence of events that occurs is always the same. However, although the choice of the moment of observation (after the last block \( B_k^i \) has been updated) is \textit{a priori} arbitrary, its consequence is to distinguish update schedules that could reasonably be identified. Indeed, let \( s \) and \( s' \) be two update functions of \( V \to \{0, \ldots, n\} \) such that \( s_{\text{max}} = \max\{s(i)\} \) and \( \exists \Delta \in \mathbb{N} \), \( \forall i \in B_k^i \), \( s'(i) = k + \Delta \mod s_{\text{max}} \). Obviously, the formal definition of block-sequential update schedules we gave above distinguishes between \( s \) and \( s' \) and indeed \( s \) and \( s' \), seen as block-sequential update schedules, may in appearance induce very dissimilar dynamical behaviours of the network: the state of the network just after the nodes of \( B_{s_{\text{max}}} \) are updated may often be different from the state of the network just after the nodes of \( B_{s_{\text{max}} - \Delta} \) are updated. Yet, when applied repeatedly, \( s \) from \( s' \) only differ by the very first element they update. If we identify all such update schedules, the number of different block-sequential update schedules becomes the following:

\[
\mathcal{B}^\prime(n) = \sum_{k=0}^{n} \frac{1}{k} \cdot \mathcal{S}(n, k)
\]

where \( \mathcal{S}(n, k) = k \cdot (\mathcal{S}(n-1, k-1) + \mathcal{S}(n-1, k)) \) is the number of lists of \( k \) sets of elements taken in a set of size \( n \), \( i.e.\), the number of surjections of \( \{1, \ldots, n\} \to \{1, \ldots, k\} \).

With this new definition, a network updated with a block-sequential update schedule needs to be observed after each update of a subset of its nodes. Keeping this way of observing a network, we generalise the notion of updating by losing the condition on the order with which nodes are updated. For any subset \( P \subseteq V \) we define the \textbf{global transition function relative to } \( P \), \( F^P : \{0, 1\}^n \to \{0, 1\}^n \):

\[
\forall x \in \{0, 1\}^n, \forall i \in V, F^P(x)_i = \begin{cases} x_i & \text{if } i \notin P \\ f_i(x_{i-1}) & \text{if } i \in P.
\end{cases}
\]

When \( P = V \), we write \( F = F^P \) and \( F^k = F \circ F^{k-1} \) (\( F^1 \) being \( F \)). \( F \) is the global transition function of a network with \( n \) elements updated with the parallel update schedule. In the sequel, we make substantial use of the following notation:

\[
\forall x \in \{0, 1\}^n, U(x) = \{ i \in V \mid x_i \neq f_i(x_{i-1}) \} \text{ and } u(x) = |U(x)|.
\]

In other words, when the network is in configuration \( x \), \( U(x) \) (which was called \textit{call for updating} and noted \( U \text{pd} x(x) \) in [13]) refers to the set of nodes that are \textit{unstable} in the sense that their states \textit{can} change (but do not necessarily, this depends on the subset \( P \)). Note that by definition of \( P \) and \( U(x) \):

\[
F^P(x)_i = \begin{cases} f_i(x_{i-1}) & \text{if } i \in P \cap U(x) \\ x_i & \text{otherwise}.
\end{cases}
\]
The general iteration graph of a network $N$ is a digraph $D(N)$ whose nodes are the configurations $x \in \{0, 1\}^n$ of $N$ and whose arcs are the $(x, y) \in \{0, 1\}^n \times \{0, 1\}^n$ such that $\exists P \subseteq V, p \neq \emptyset y = P^p(x)$. Each node of this graph has thus an outdegree equal to the power set of $V$ minus one (for the empty set), that is $2^n - 1$. Figures 1 and 2 picture the general iteration graphs of two particular networks, namely a negative and a positive Boolean automata circuit of size 3 (Boolean automata circuits are defined formally in the next section).

Figure 1: General iteration graph of a negative Boolean automata circuit of size 3. Arcs labeled by the empty set have been omitted. Arcs labeled by several subsets represent several arcs labeled by one subset. The different fonts of arcs have been chosen for the sake of clarity and not of meaning. The interaction graph of the network is pictured in the frame.

3 General iteration graph of a real network model

In [18], Sené studies a regulation network of size 12 modeling the floral morphogenesis of plant *Arabidopsis thaliana*. We will call this network the *Mendoza network* for short because it was first introduced by Mendoza and Alvarez-Buylla [11]. With a sequential update schedule this network has six fixed points. With the parallel update schedule, Sené in [18] finds that it has the same six fixed points\(^1\) but also seven limit cycles of period 2. Whereas the fixed points have some biological meaning in that they correspond to effective or hypothetical cellular types, the limit cycles are believed to have none *a priori*. In this section, we use general iteration graphs to suggest an explanation of this difference observed between the behaviour of the model and the known behaviour of the real network.

\(^1\)It is well known and easy to see that all block-sequential updates of a network induce the same fixed points.
Figure 2: General iteration graph of a positive Boolean automata circuit of size 3. Arcs labeled by the empty set have been omitted. Arcs labeled by several subsets represent several arcs labeled by one subset. The label $\mathcal{P}$ is equivalent to the label $\{0\}, \{1\}, \{2\}, \{0, 1\}, \{0, 2\}, \{1, 2\}, \{0, 1, 2\}$, i.e., the power set of $\{0, 1, 2\}$ minus the empty set. The different fonts of arcs have been chosen for the sake of clarity and not of meaning. The interaction graph of the network is pictured in the frame.
In [18], a simplified version of the Mendoza network is presented. Let us denote it by $N$. The network $N$ has only two strongly connected components. The rest of the network contains no cycles so that after a certain number of time steps, the states of all nodes not belonging to the two strongly connected components become fixed. These components thus represent, in a sense, the “motor of the network dynamics”. This is why, here, we focus on them and on the few eventual nodes that act directly on them. We call $N_1 = (G_1, \mathcal{F}_1)$ and $N_2 = (G_2, \mathcal{F}_2)$ the two sub-networks corresponding to the two strongly connected components of $N$ and their surrounding nodes. Their interaction graphs $G_1$ and $G_2$ are represented in figures 3 a. and 3 b., respectively. Let us notice that as soon as node 3 of $G_2$ is updated once, it takes the same state as node 2 and neither of these two nodes ever changes states again. Therefore, we can make out two different cases. The first one is when node 2 is initially in state 0 and the second one is when it is initially set to 1. Assuming node 3 is updated at least once, to study the dynamics of $N_2$, we only consider the eight configurations $x \in \{0, 1\}^4$ in which $x_2 = x_3$.

In the general iteration graphs of $N_1$ and $N_2$ represented in figures 3 c. and 3 d., appear the limit cycles that are induced by the parallel update schedule (shadowed sub-graphs in figures 3 c. and 3 d.). These limit cycles of the sub-networks are responsible for the limit cycles of the network $N$ updated in parallel. Now, let us suppose that although the network modeled by $N$ is indeed updated in parallel, errors in the updating order do occur from time to time. In order to analyse formally the chances that one of these limit cycles has to be effectively observed, let us introduce some very coarse notions of robustness and likeness of a set of configurations. Our aim here is only to give a rough intuition on the matter of these unexplained limit cycles. We certainly do not claim to introduce some subtle and indisputable mathematical tools to analyse general iteration graphs. Thus, although the following two functions will serve us now as measures of, respectively, the robustness and the likeness of a set of configurations $C \subseteq \{0, 1\}^n$, we believe that these notions surely call for much finer definitions.

$$\mathcal{R}(C) = \frac{1}{\deg^+(C)} \quad \mathcal{P}(C) = \frac{\deg^-(C)}{T_C}$$

Above, $T_C$ is the number of arcs $(x, y)$ in $D(N)$ that are not between configurations of $C (x, y \notin C)$ and $\deg^+(C) = |\{(x, y) \mid x \in C, y \notin C\}|$. For the set of configurations that are shadowed in figures 3 c. and 3 d., the value of $\mathcal{R}(\cdot)$ is smaller than 1 and the value of $\mathcal{P}(\cdot)$ is null. On the contrary, for all fixed points $x$ in these figures, $\mathcal{R}({x}) = 1/0 = \infty$ is obviously maximal and $\mathcal{P}(x) > 0$. In other words, fixed points appear to be “robust” and “likely” in the sense that many arcs lead to them and no arcs leave them. As for limit cycles, on the contrary, not only very few arcs of the general iteration graphs lead to them but also, all of their outgoing arcs lead to configurations that do not belong to them. Thus, starting in one arbitrary configuration, the network has very few chances to end in a configuration belonging to a limit cycle and if ever it does, the chances are that it will leave it very quickly. Assuming that it is doubtful that real networks such as the one commanding the floral morphogenesis of Arabidopsis thaliana may obey infallibly the exact same (block-sequential) updating order of their elements, this, we believe, may be interpreted as

---

2Note that, strictly speaking $\mathcal{R}$ and $\mathcal{P}$ are not mathematical measures.
Figure 3: Sub-networks $N_1 = (G_1, F_1)$ and $N_2 = (G_2, F_2)$ of the Mendoza network and their dynamics. Figures $a.$ and $b.$ picture the interaction graphs $G_1$ and $G_2$. Nodes 0, 1, 2 of $G_1$ represent, respectively, genes AP3, BFU, PI (see [18]). Nodes 0, 1, 2, 3 of $G_2$ represent, respectively, genes AP1, AG, EMF1, TFL1. Figures $c.$ and $d.$ represent the general iteration graphs $\mathcal{D}(N_1)$ and $\mathcal{D}(N_2)$ of the sub-networks $N_1$ and $N_2$. In these graphs, for the sake of clarity, we have represented $n > 1$ arcs with the same beginning and ending as one unique arc labelled by $n$. We have omitted the subset labels. In figure $d.$ there are two separate graphs. The one on the left corresponds to the case where nodes 2 and 3 of $G_2$ are both in state 0 and the one on the right to the case where they are both in state 1. In all general iteration graphs of figures $c.$ and $d.$, shadowed subgraphs correspond to limit cycles of $N_1$ or $N_2$ that are observed with the parallel update schedule.
evidence of the fact that the limit cycles of the Mendoza network observed with the parallel update schedule are highly improbable to be reached and maintained over time, contrary to its fixed points.

4 Boolean automata circuits

A circuit of size \( n \) is a directed graph that we will denote by \( C_n = (V, A) \). We will consider that its set of nodes, \( V = \{0, \ldots, n - 1\} \), corresponds to the the set of elements of \( \mathbb{Z}/n\mathbb{Z} \) so that, considering two nodes \( i \) and \( j \), \( i + j \) designates the node \( i + j \ mod \ n \). The circuits set of arcs is then \( A = \{(i, i + 1) \mid 0 \leq i < n\} \). Let \( id \) be the identity function \( (\forall a \in \{0, 1\}, \ id(a) = a) \) and \( neg \) the negation function \( (\forall a \in \{0, 1\}, \ neg(a) = -a = 1 - a) \). A Boolean automata circuit of size \( n \) is a network whose interaction graph is a circuit and whose set of local transition functions is included in \( \{id, neg\} \). For this particular instance of a Boolean automata network, the update rule given by equation 1 simplifies to:

\[
x'_j = f_j(x_{i-1}).
\]  

(2)

With the restriction on the local transition functions, \( f_i \in \{id, neg\} \), we do not loose any generality. Indeed, if at least one of the nodes of the circuit, say node \( i \), has a constant local function then its incoming arc is useless. Node \( i \) does not depend on node \( i - 1 \) and we no longer are looking at a “real” circuit. Note that arcs \( (i, i + 1) \) such that \( f_{i+1} = id \) (resp. \( f_{i+1} = neg \)) are positive (resp. negative). A Boolean automata circuit \( C \) and the circuit associated, \( C_n = (V, A) \), are said to be positive (resp. negative) if the number of negative arcs of \( A \) is even (resp. odd).

Let \( C = (C_n, \{f_i \mid i \in V\}) \) be a Boolean automata circuit of size \( n \). In the sequel, we will make substantial use of the following function:

\[
F[j, i] = \begin{cases} 
  f_j \circ f_{j-1} \circ \ldots \circ f_i & \text{if } i \leq j \\
  f_j \circ f_{j-1} \circ \ldots \circ f_0 \circ f_{n-1} \circ \ldots \circ f_i & \text{if } j < i 
\end{cases}
\]

Because \( \forall k, f_k \in \{id, neg\} \), \( F[j, i] \) is injective. Also, note that if \( C \) is positive then \( \forall j, F[j + 1, j] = id \) and if, on the contrary, \( C \) is negative then \( \forall j, F[j + 1, j] = neg \).

General iteration graphs of Boolean automata circuits

In this section, we enumerate some preliminary results and eventually drive from them a description of the general iteration graph of any Boolean automata circuit.

We will use the following notations: \( \forall a \in \{0, 1\}, \ -a = neg(a) = 1 - a \) and \( \forall x = (x_0, \ldots, x_{n-1}) \in \{0, 1\}^n, \ T = (\neg x_0, \ldots, \neg x_{n-1}) \) (not to be confused with the complementary \( \overline{A} = \{a \notin A\} \) of a set \( A \)).

The first result of this section will allow us to focus later on just one instance of all Boolean automata circuit of given sign and size.

**Lemma 4.1** If \( C \) and \( C' \) are two Boolean automata circuits of same sign and size, then their general iteration graphs \( \mathcal{D}(C) \) and \( \mathcal{D}(C') \) are isomorphic.
Proof Suppose $C = (\mathbb{C}_n, \mathcal{F} = \{f_i\})$ and $C' = (\mathbb{C}_n, \mathcal{G} = \{g_i\})$ are two Boolean automata circuits of same sign and size $n$. We define the function $\sigma : \{0, 1\}^n \to \{0, 1\}^n$ satisfying the following:

$$\sigma_i(x) = \begin{cases} x_i & \text{if } G[0, i + 1] = id \\ \neg x_i & \text{if } G[0, i + 1] = \text{neg} \end{cases}$$

Let $x \in \{0, 1\}^n$, $P \subseteq V = \{0, \ldots, n-1\}$, $y = G^P(\sigma(x))$ and $z = \sigma(F^P(x))$. Then by definition of $y$ and $z$, $\forall i \in V$, the following holds:

$$y_i = \begin{cases} x_i & \text{if } (A) \iff i \notin P \text{ and } G[0, i + 1] = id \\ \neg x_i & \text{if } (B) \iff i \notin P \text{ and } G[0, i + 1] = \text{neg} \\ x_{i-1} & \text{if } (C) \iff i \in P \text{ and } G[0, i] = id \\ \neg x_{i-1} & \text{if } (D) \iff i \in P \text{ and } G[0, i] = \text{neg} \end{cases}$$

and

$$z_i = \begin{cases} F^P(x) & \text{if } (A) \iff G[0, i + 1] = id \text{ and } i \in P \\ x_{i-1} & \text{if } (E) \iff G[0, i] = id \text{ and } i \in P \\ \neg x_i & \text{if } (B) \\ \neg x_{i-1} & \text{if } (H) \iff G[0, i + 1] = \text{neg} \text{ and } i \in P \end{cases}$$

Because $G[0, i + 1] = G[0, i] \circ g_i \circ g_i = G[0, i] \circ g_i$, it holds that $(C) \iff [i \in P \text{ and } G[0, i + 1] = id] \iff (E)$ and for similar reasons $(D) \iff (H)$. As a result, $y = z$ and so does Lemma 4.1.

Following Lemma 4.1 we define the representative of all positive Boolean automata circuits of size $n$ as the circuit that has no negative arcs ($\forall i < n$, $f_i = id$). We call this circuit the canonical positive circuit. The canonical negative circuit of size $n$ may be defined as the circuit $C = (\mathbb{C}_n, \mathcal{F} = \{f_i = id \mid 0 < i < n\} \cup \{f_0 = \text{neg}\})$. However, in most of the proofs that follow, for the sake of simplicity and because the negative case is very similar to the positive case, we concentrate on positive Boolean automata circuits. The two following result appear in [13]. They describe some useful properties of the function $U(\cdot)$. The first one of them is inferred from the fact that if $y = F(x)$, then $i \in U(x) \iff x_i \neq f_i(x_{i-1}) = y_i \iff f_{i+1}(x_i) = y_{i+1} \neq f_{i+1}(y_i) \iff i + 1 \in U(y)$.

Lemma 4.2 Let $C = (\mathbb{C}_n, \mathcal{F})$ be a Boolean automata circuit of size $n$. Then, $\forall x \in \{0, 1\}^n$, $U(F(x)) = \{i \in V \mid i - 1 \in U(x)\}$ so that $\forall k \in \mathbb{N}$, $u(x) = u(F(x)) = u(F^k(x))$.

Lemma 4.3 Let $C$ be a Boolean automata circuit of size $n$. If $C$ is positive then $\forall x \in \{0, 1\}^n$, $u(x)$ is even and if $C$ is negative then $\forall x \in \{0, 1\}^n$, $u(x)$ is odd.

Proof Let $u = u(F(x)) = u(F^k(x))$, $\forall k \in \mathbb{N}$. Then, for any $i \in V$,

$$u = \{|k \leq n \mid i \in U(F^k(x))\}.$$
And since
\[ F^n(x)_i = F[i, i + 1](x_i) = \begin{cases} 
  x_i & \text{if } F[i, i + 1] = \text{id} \text{ i.e., if } C \text{ is positive}, \\
  -x_i & \text{if } F[i, i + 1] = \text{neg} \text{ i.e., if } C \text{ is negative},
\end{cases} \]

when \( F \) is applied iteratively \( n \) times, every node \( i \in V \) must change states an even (resp. odd) number \( u \) of times if \( C \) is positive (resp. negative).

Focusing on the canonical positive Boolean automata circuit of size \( n \) and on its configurations of the form \( X = (10)^k0^{n-2k} \) which clearly satisfy \( u(X) = 2 \cdot k \), we derive (extending the result to the negative case and using Lemma 4.1) that:

\[ u_{\max} = \max \{ u(x) \mid x \in \{0, 1\}^n \} = \begin{cases} 
  n & \text{if } C \text{ is positive (resp. negative) and } n \text{ even (resp. odd)}, \\
  n - 1 & \text{if } C \text{ is positive (resp. negative) and } n \text{ odd (resp. even)}. 
\end{cases} \]

As for \( u_{\min} = \min \{ u(x) \mid x \in \{0, 1\}^n \} \), it clearly equals 0 when \( C \) is positive and 1 when it is negative.

\( N \) being a Boolean automata network of size \( n \), we define the following binary relations between configurations \( x, y \in \{0, 1\}^n \) of \( N \):
\[ x \rightarrow y \iff \exists P \subseteq V, \ y = F^P(x). \]
\[ x \overset{*}{\rightarrow} y \iff x \overset{*}{\rightarrow} y \text{ and } y \overset{*}{\rightarrow} x \]

where \( \overset{*}{\rightarrow} \) is the reflexive and transitive closure of \( \rightarrow \). Thus, \( x \rightarrow y \) is equivalent to the existence of the arc \( (x, y) \) in \( D(N) \) and \( x \overset{*}{\rightarrow} y \) is equivalent to there being an oriented path in \( D(N) \) from \( x \) to \( y \). The two following lemmas characterise the relations \( \overset{*}{\rightarrow} \) and \( \overset{*}{\leftrightarrow} \).

**Lemma 4.4** Let \( C \) be a Boolean automata circuit of size \( n \). Then, \( \forall x, y \in \{0, 1\}^n \),
\[ u(x) = u(y) \Rightarrow x \overset{*}{\leftrightarrow} y. \]

**Proof** We prove Lemma 4.4 in the case where \( C \) is the canonical Boolean automata circuit of size \( n \). First note that because \( \forall i, f_i = \text{id} \), it holds that \( \forall i \in U(x), \ x_i \neq x_{i-1} \). Note also that \( F(x_0, \ldots, x_{n-2}, x_{n-1}) = (x_{n-1}, x_0, \ldots, x_{n-2}) \). As a result, for any configuration \( x \) such that \( u(x) = k \), there exists integers \( a_1, \ldots, a_k, b_1, \ldots, b_k \) such that:
\[ x \overset{*}{\rightarrow} x' = 1^{a_10^b_1}1^{a_20^b_2} \ldots 1^{a_k0^b_k}. \] (3)
Indeed, if \( x \) is not already in the form of the configuration \( x' \) above, then \( \exists a \in \mathbb{N}, \ x = x_0 \ldots x_{n-2}01^a \) and/or \( \exists b \in \mathbb{N}, \ x = 0^b1x_b \ldots x_{n-1} \). In the first case,
\[ x' = F^n(x) = 1^{a_0}x_0 \ldots x_{n-2}00 \text{ and in the second } x' = F^{n-b}(x) = 1x_b \ldots x_{n-1}0^b. \]
Now, define \( X = (10)^{n-2k} \). We claim that for any \( x \) in the form of \( x' \) in (3), \( x \overset{*}{\rightarrow} X \) so that, as a consequence, \( \forall x, y \in \{0, 1\}^n, \ u(x) = u(y) = k \Rightarrow x \overset{*}{\leftrightarrow} X \overset{*}{\leftrightarrow} y. \)
Define the \( k \)-uples \( n(x) = (n-b_k, a_1, \ldots, a_k) \) and order them lexicographically. If \( x = 1^{a_10^b_1}1^{a_20^b_2} \ldots 1^{a_k0^b_k} \) is such that \( n(x) > n(X) = (2k-1, 1, \ldots, 1) \), then there exists \( x' = 1^{a_10^b_1}1^{a_20^b_2} \ldots 1^{a_k0^b_k} \) such that \( n(x') < n(x) \). Indeed, first suppose that
\( \exists i \leq k, a_i > 1 \), i.e., \( x = 1^{a_1}0^{b_1} \ldots 0^{b_{k-1}}11^{a_{k-1}}0^{b_{k-1}} \ldots 1^{a_k}0^{b_k} \). Let \( j = \sum_{i=1}^{i-1} a_i + b_i \) be the first node of the \( i \)th section of \( 1s \) in \( x \) and let
\[
x' = F(j)(x) = 1^{a_1}0^{b_1} \ldots 0^{b_{k-1}}11^{a_{k-1}}0^{b_{k-1}} \ldots 1^{a_k}0^{b_k}.
\]
Then, \( n(x') = (n - b_k, a_1, \ldots, a_i - 1, a_{i+1}, \ldots, a_k) < n(x) \). Now, suppose that \( \forall i \leq k, a_i = 1: x = 10^{b_1}10^{b_2} \ldots 0^{b_{k-1}}10^{b_{k-1}} \). Let \( j = \sum_{i=1}^{i-1} 1 + b_i = n - b_k \) be the first and only node of the \( k \)th section of \( 1s \) in \( x \) and let
\[
x'' = F^{(n-3)} \circ \ldots \circ F^{(j+1)} \circ F^{(j)}(x') = x_0 \ldots x_{j - b_{k-1} - 1}10^{b_{k-1}11^{b_{k-1}}0^{b_{k-1}}10^{b_{k-1}}10}
\]
and
\[
x'' = F^{2}(x'') = 10x_0 \ldots x_{j - b_{k-1} - 1}10^{b_{k-1}11^{b_{k-1}}0^{b_{k-1}}10}
\]
We have supposed above that \( b_{k-1} > 1 \). If it isn’t, we can always consider the configuration \( F^{b_{k-1}+1}(x) \) instead of \( x \). Then, \( n(x') = (n - b_k - b_{k-1} + 1, 1, \ldots, 1) < n(x) = (n - b_k, 1, \ldots, 1) \). By induction on \( n(x) \), we derive this that \( x \rightarrow X \). In a similar manner we show that \( X 
rightarrow x \) and we are done.

**Lemma 4.5** Let \( C \) be a Boolean automata circuit of size \( n \). Then \( \forall x, y \in \{0, 1\}^n \),
\[ u(x) > u(y) \Rightarrow [x \rightarrow y] \lor \lnot[y \rightarrow x]. \]

**Proof** Again, let us prove Lemma 4.5 in the case where \( C \) is the canonical positive circuit. Considering Lemma 4.4, the first part of Lemma 4.5, when \( u(y) > 0 \), comes from:
\[
X = (10)^k.10.0^{n-2}k \rightarrow Y = F^{(2k)}(X) = (10)^k0^{n-2k}
\]
where \( u(X) = 2 \cdot (k + 1) \) and \( u(Y) = 2 \cdot k \). If \( u(y) = 0 \), let \( X = 10^{n-1} \). Then, necessarily, \( y = 0^n = F^{(0)}(X) \) or \( y = 1^n = F^{(n-1)} \circ \ldots \circ F^{(2)} \circ F^{(1)}(X) \). Now, suppose that the second part of Lemma 4.5 is false. Again, from Lemma 4.4, this means that
\[
Y = (10)^k.10.0^{n-2k}2k \rightarrow X = (10)^k.10.0^{n-2k-2}
\]
But as it is easy to see that although the sizes of sections of consecutive \( 1s \) can be increased or decreased “at will”, these sections cannot be made to appear inside a section of consecutive \( 0s \). Equation 4 is therefore impossible.

Following Lemma 4.5, we may notice that \( u(\cdot) \) serves as an obvious potential function. Informally, the most robust and likely (in the sense mentioned in section 3) or most stable configurations \( x \) are those of lesser potential \( u(x) \).

**Lemma 4.6** Let \( C \) be a Boolean automata circuit of size \( n \) and let \( U_k = \{x \in \{0, 1\}^n \mid u(x) = k\} \). Then, for any \( k \leq u_{\text{max}} \),
\[
u_k = |U_k| = 2 \times \binom{n}{k}.
\]

**Proof** A configuration \( x \) such that \( u(x) = k \) is completely defined by the set \( U(x) = \{i_1, \ldots, i_k\} \) and by the value of the state of one node, say nodes \( i_1 \) (indeed, \( \forall i \notin U(x), x_i = f_i(x_{i-1}) \), and \( \forall i \in U(x), x_i \neq f_i(x_{i-1}) \)). Lemma 4.6 comes from the fact that there are \( \binom{n}{k} \) ways to choose the \( k \) nodes of \( U(x) \) and 2 ways to choose the state of node \( i_1 \) (either 1 or 0).
Note that \( u(x) = 0 \) is equivalent to \( x \) being a fixed point and as it is well known and easy to see that a positive circuit has two fixed points \( x \) and \( \overline{x} \) \((x = 0^n \text{ and } \overline{x} = 1^n \) in the case of the canonical positive circuit). This confirms \( u_0 = 2 \times \binom{n}{0} = 2 \). In the negative case, according to Lemma 4.6, the set of configurations of minimal \( u(\cdot) \) is of size \( 2 \times \binom{n}{1} = 2 \cdot n \). In the general case, following Lemma 4.6, we may notice, as did the authors of [13], that if \( x \in U_k \), then \( \overline{x} \in U_k \).

Resulting from the previous remarks and lemmas, the general iteration graph \( \mathcal{D}(C) \) representing the dynamics of any Boolean automata circuit \( C \) can be represented by a layered graph as in figure 4. Layer of \( k \leq u_{\text{max}} \) of this graph contains all configurations of \( U_k \).

\[
\begin{align*}
U_{\text{max}} &= U_2(2) \\
U_{\text{max}-1} \\
U_{\text{max}-2} \\
U_2 \\
U_{\text{min}} &= U_0
\end{align*}
\]

\[
\begin{align*}
U_{\text{max}} &= U_2|2) \\
U_{\text{max}-1} \\
U_{\text{max}-2} \\
U_3 \\
U_{\text{min}} &= U_1
\end{align*}
\]

\[\mathcal{D}(C) \text{ when } C \text{ is a positive circuit of size } n\]
\[\mathcal{D}(C) \text{ when } C \text{ is a positive circuit of size } n\]

Figure 4: General iteration graphs \( \mathcal{D}(C) \) of an arbitrary positive Boolean automata circuit \( C \) of size \( n \) (on the left) and of an arbitrary negative Boolean automata circuit \( C \) of size \( n \) (on the right).

In [13], Remy et al. concentrated on synchronous and asynchronous updates. They called, respectively, “synchronous graph” and “asynchronous graph” the iteration graphs of circuits with these updates. Both these graphs are sub-graphs of the general iteration graph of a circuit. More precisely, arcs of a synchronous graph are the arcs of the general iteration graph that are labeled by \( V \) and arcs of the asynchronous graphs are the arcs of the general iteration graphs that are labeled by a subset \( P \subseteq V \) containing just one node (\(|P| = 1\)). As we did here for general iteration graphs, Remy et al. showed that synchronous and asynchronous graphs are also layered graphs whose layers are characterised by the value of \( u(\cdot) \). Let us seize the opportunity here to mention with no further detail that in [4], we described exhaustively the synchronous graph by focusing on and characterising attractors and in [13] the authors do the same thing by different means exploiting the sets \( U_k \), \( k \leq u_{\text{max}} \).

The descriptions produced by these two analyses of the dynamics of circuits updated in parallel are necessarily different but combining them yields some supplementary precisions concerning the sets \( U(x) \) for configurations \( x \) belonging to attractors of
Boolean automata circuits updated synchronously.

In [21], Thomas formulated two conjectures establishing the relationship thought to exist between the structure of a network and its dynamical behaviour. The first of these conjectures claiming that a network needs to contain positive circuits in order for it to have fixed points, is now a well known fact that has been proven true in many contexts [12, 8, 19, 20, 2, 14, 10] (it is besides confirmed again by the fact that there are no \( u(x) = 0 \) potential configurations of a negative circuit). The second conjecture, on the other hand, states that negative circuits are necessary to have limit cycles. This also has been proven in some contexts [12, 8, 19, 9, 15, 16, 17, 14, 10]. However, in our context of Boolean automata networks, the results we found in [4] and in [6] have proven it to be false. Indeed, we have shown that positive Boolean automata networks updated with block-sequential update schedules do have limit cycles as long as the update schedule is not one of the \( n \) sequential update schedules \( s \) such that \( \exists i \leq n, s(i) = 0, s(i+1) = 1, \ldots, s(i+n-1) = n-1 \). This inconsistency of our model with those in agreement with the second Thomas conjecture disappears if we consider, as we did earlier, that it is highly improbable that no errors ever occur in the fixed update order. If we do, then, as the general iteration graphs of circuits signify, fixed points having the least potential are almost the only possible outcome of the evolution of an isolated positive circuit.

5 Discussion

Assuming that neither total asynchrony nor perfect obedience to a block-sequential update mode are probable, we believe that general iteration graphs convey more realistic information on a network dynamics than do simple iteration graphs of particular block-sequential update schedules. Indeed, as we have endeavoured to show through the analyses of the Mendoza network in Section 3 and of arbitrary circuits in Section 4, they reveal that some behaviours of networks that seem dynamically stable with a specific block-sequential update mode, become very less stable when the update mode may occasionally be disrupted. This is particularly clear with Boolean automata circuits for which, as we have seen above, there exists a rather straightforward potential function of network configurations. For more elaborate networks such as the Mendoza network, it is less obvious. From the functions of robustness and likelihood that we have defined in Section 3, however unsuable may they be, we have still managed to derive that some attractors that are made possible by a given block-sequential update schedule may be much less probable and thus much less meaningful from a biological point of view than others. We wish, however, to develop and refine these notions of robustness and likelihood in the hope of extending the potential function of circuits to other networks.

General iteration graphs have one major drawback: their sizes. They have \( 2^n \) nodes and \( 2^n \times (2^n - 1) \) arcs (where \( n \) is the network size), that is, \( 2^n - 1 \) arcs more than iteration graphs of block-sequential update schedules. This problem has yet to be dealt with before we may start considering to compute the general iteration graphs of arbitrary networks whose sizes may be much bigger than, for instance, the ones of the two strongly connected components of the Mendoza network that we have studied in Section 3. However, like Thomas [21], we believe that understanding exhaustively the dynamics of circuits is a step towards building an understanding of
that of arbitrary networks. The knowledge of the general iteration graphs of circuits that we now have may allow us eventually to bypass the costly construction of the general iteration graphs of other networks by focusing on these motifs in the networks structures.

References


