CMOS SFFDS PA with Coupled Transformer for High Power RF Applications - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2009

CMOS SFFDS PA with Coupled Transformer for High Power RF Applications

Résumé

This paper presents a 65nm CMOS power amplifier (PA) using a coupled transformer. The PA is based on an original structure, called Stacked Folded Fully Differential Structure (SFFDS). It is applied to the UMTS W-CDMA standard. The parallel SFFDS power amplifier provides 30.5 dBm of output power with 20% of power added efficiency (PAE) at 1.95 GHz. The output compression point (OCP1) is 27.5 dBm and the PA is linear up to 24 dBm in order to meet the maximum output power required by the UMTS W-CDMA standard

Mots clés

Fichier non déposé

Dates et versions

hal-00363758 , version 1 (24-02-2009)

Identifiants

  • HAL Id : hal-00363758 , version 1

Citer

Yohann Luque, Eric Kerherve, Nathalie Deltimple, Didier Belot. CMOS SFFDS PA with Coupled Transformer for High Power RF Applications. 2009 IEEE International Symposium on Circuits and Systems, May 2009, Taipei, Taiwan. 4 p. ⟨hal-00363758⟩
95 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More