

RF small signal analysis of Schottky-barrier p-MOSFETs

R. Valentin, Emmanuel Dubois, J.P. Raskin, G. Larrieu, Gilles Dambrine,

T.C. Lim, N. Breil, Francois Danneville

▶ To cite this version:

R. Valentin, Emmanuel Dubois, J.P. Raskin, G. Larrieu, Gilles Dambrine, et al.. RF small signal analysis of Schottky-barrier p-MOSFETs. IEEE Transactions on Electron Devices, 2008, 55, pp.1192-1202. 10.1109/TED.2008.919382 . hal-00356664

HAL Id: hal-00356664 https://hal.science/hal-00356664v1

Submitted on 20 Sep 2024

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

RF Small-Signal Analysis of Schottky-Barrier p-MOSFET

Raphaël Valentin, Emmanuel Dubois, *Associate Member, IEEE*, Jean-Pierre Raskin, *Senior Member, IEEE*, Guilhem Larrieu, Gilles Dambrine, *Member, IEEE*, Tao Chuan Lim, *Member, IEEE*, Nicolas Breil, and François Danneville, *Member, IEEE*

Abstract—This paper presents a detailed RF study for source/drain Schottky-barrier (SB) MOSFETs. Using on-wafer S-parameters, high-frequency (HF) figures-of-merit (FoMs) and small-signal equivalent circuits (SSEC) are first extracted and discussed for a 120-nm-gate-length SB MOSFET. Then, using ac simulations, HF FoM's sensitivity along SB height and underlap length variations are subsequently presented. The whole study provides, for SB MOSFETs, a deep understanding of key acelement (transconductances and capacitances) behavior as well as process-parameter optimization to achieve the best HF FoMs.

Index Terms—High frequency (HF), MOSFETs, Schottky barrier (SB), silicon, silicon-on-insulator (SOI).

I. INTRODUCTION

VER THE past 40 years, conventional MOSFETs have demonstrated a continuous pace in performance improvement due to aggressive device scaling at the cost of more and more complex process engineering. One of the objectives of pushing technology forward is to continue to develop opportunities for future high-speed and yet very-low-power applications, thus offering even greater energy efficiency for mobile devices. Today, CMOS technologies encounter fundamental difficulties in extending CMOS lifetime to the end of the International Technology Roadmap for Semiconductors [1]. To pursue CMOS evolution, many challenges must be solved, such as the control of leakage currents, difficulties in shallow-junction formation, excess parasitic resistances and capacitances, etc. Moreover, even though nonconventional transistors such as multigated devices are recognized as alternative candidates for scaling, they still require a meticulous optimization of internal parameters to maximize their performance for digital and RF applications. As thin-film technologies are emerging for their capability to tightly control the electrostatic integrity in the channel, the resistance associated with the source/drain (S/D) extensions is identified as one of the biggest challenges to solve in order to preserve current-drive capabilities. In that context, S/D engineering takes an increasing importance in the develop-

J.-P. Raskin is with the Microwave Laboratory, Université Catholique de Louvain, 1348 Louvain-la-Neuve, Belgium.



Fig. 1. Simulated energy band diagram along the channel (0.5 nm under the gate oxide) of an SB p-MOSFET for two bias conditions. Biases vary from thermal equilibrium to (solid line) $V_{\rm ds} = -2$ V and (dashed line) $V_{\rm gs} = -1$ V ($\Phi b_p = 0.1$ eV). BL is not shown.

ment of leading edge CMOS generations. In order to alleviate the difficult problem of extrinsic resistances, one solution is to replace the ohmic contacts on highly doped junctions by metallic extensions. This approach readily takes advantage of the reduced sheet resistance of metal compared to heavily doped junctions and also benefits from atomically sharpened silicide/ silicon junctions. Low-Schottky-barrier (SB) p-MOSFETs have recently demonstrated competitive current levels (ratio $I_{\rm on}/I_{\rm off}$ over six decades, ideal threshold swing [2]) and also excellent dynamic performance (f_T) [3], [4]. To evaluate the viability of metallic S/D extensions, Connelly et al. [5] as well as Xiong et al. [6] have theoretically demonstrated that the SB needs to be optimized to less than 0.1 eV for digital circuits. So far, only the analysis of the digital performance of SB MOSFETs has been reported, whereas high-frequency (HF) analog properties have not yet been much investigated in details [7].

The aim of this paper is to provide a complete small-signal analysis of p-type SB MOSFETs by means of extraction of their HF properties. It presents results of detailed RF measurements carried out on an RF nonoptimized technology with a 120-nmgate-length SB MOSFET within the context of the constraints imposed to the process that features a single metallization level [8]. An extraction methodology of the quasi-static small-signal

R. Valentin, E. Dubois, G. Larrieu, G. Dambrine, T. C. Lim, and F. Danneville are with the Institut d'Electronique de Microélectronique et de Nanotechnologie, Unité Mixte de Recherche, Centre National de la Recherche Scientifique 8520, 59652 Villeneuve d'Ascq Cedex, France (e-mail: raphael.valentin@iemn.Univ-lille1.fr).

N. Breil is with STMicroelectronics, 38926 Crolles, France. DOI 10.1109/TED.2008.919382



Fig. 2. Schematic illustration of band bending at the source Schottky interface for (a) $V_{gs} = 0$ V and for [(b) and (c)] moderate and large negative gate bias. The barrier height Φ_b is chosen large on purpose to clearly show the band deformation. Components of thermionic and tunneling emission are shown. [(b) and (c)] The BL $\Delta \Phi_b$ is also included.

equivalent circuit (SSEC) is subsequently presented. The study is enhanced by ac small-signal simulations based on a driftdiffusion transport model that provides more insights related to the influence of barrier height and of the length of S/D extension/gate underlap on HF properties.

II. DEVICE STRUCTURE

A. Principles of Operation of SB MOSFET

The SB MOSFET is basically a MOS structure that incorporates two back-to-back SB junctions at the S/D extensions whose internal potential is essentially controlled by the gate field. Fig. 1 shows the simulated energy bands along the interface for an accumulation p-type SB MOS at thermal equilibrium and in saturation mode. The SB height for holes (h+) Φb_p is 0.1 eV. It can be observed that the SB at the source side solely contributes to the reduction of the injection of carriers in the channel, whereas at the drain side, the junction operates under forward bias. As a result, the source Schottky junction limits the amount of carriers emitted into the channel, thus resulting in a reduction of the current $I_{\rm ds}$, as well as of the associated extrinsic transconductance $G_{\rm me}$ and extrinsic input capacitance $C_{\rm gg}$ [7]. In the OFF state $(V_{\rm gs} = 0 \text{ V})$, the total potential barrier is composed of the SB that is superimposed to the electrostatic potential barrier generated by the gate field effect. The threshold voltage is

therefore strongly related to the SB height. In the subthreshold regime, energy bands bend downward, resulting in a negative $E_b = q(\phi_b - \phi_s - V_F)$, as shown in Fig. 2(a). Under this gatebias condition, tunneling injection is obviously not possible, leading to a current that is essentially governed by thermal emission (TE). This partly explains the very low OFF-state current and the significant advantage for deeply scaled CMOS, as described in the literature [9]. When the channel is pushed in the accumulation regime ($V_{\rm gs} = -1$ V and $V_{\rm ds} = -2$ V), current transport through the source SB is dominated by field emission (FE), i.e., tunneling emission due to holes tunneling from the metal to the semiconductor valence band $[E_b \geq$ 0 eV, Fig. 2(b) and (c)], rather than by TE. Ideally, under large applied bias [Fig. 2(c)], the barrier tends to be very thin and becomes transparent to holes. Moreover, the image force effect at the Schottky interface further contributes to the lowering of the barrier height. From the previous discussion, it clearly appears that the equivalent contact resistance is bias dependent as it is strongly conditioned by the gate-induced band bending at the vicinity of the Schottky junction. It is worth noting that tunneling emission naturally vanishes when the SB height tends to zero, leading to a configuration of complete contact transparency. Under this ultimate situation, current is solely controlled by TE over the gate-controlled body barrier [10].

Two fundamental parameters are subject to fine tuning for optimizing the injection properties: the SB height and the



Fig. 3. Measured drain current as a function of drain voltage $(I_{\rm ds}-V_{\rm ds})$ for a 120-nm SB p-MOSFET.

underlap length $L_{\rm un}$ that characterizes the separation between the metal/silicon interface and the edge of the gate. Whereas the lowering of the SB remains a difficult exercise of material engineering, a proper selection of $L_{\rm un}$ constitutes a much more flexible leverage that improves FE through the control of band bending. This point is detailed in Section IV.

Before we tackle HF operation, dc $I_{\rm ds}$ - $V_{\rm ds}$ characteristics measured on a 120-nm p-type SB MOSFET (Fig. 3) deserve a special attention. It clearly appears that these characteristics are nonlinear at low $V_{\rm ds}$, revealing the signature of carrier injection controlled by the SB at the source side [3], [11], [12].

B. Process and Device Description

The major process steps of the silicon-on-insulator (SOI) SB-MOSFET process under consideration are summarized in Table I. The p-type Si doping level is around 2×10^{15} cm⁻³ corresponding to a low substrate resistivity of ~10 Ω · cm. The buried oxide (BOX) thickness is around 50-nm, and the SOI film was thinned to 10-nm. A midgap tungsten gate is integrated on a 2.2-nm SiO₂ gate oxide. An underlap of 10-nm is expected to efficiently control short-channel effects without loss of current drive. Full process details are provided in [8]. Note that the use of a single metallization level enables the fabrication of device with only two gate fingers of 6- μ m associated in parallel.

III. CHARACTERIZATION AND MODELING OF DYNAMIC PERFORMANCE

A. RF Modeling of SB MOSFETs

This section reports on the extraction of the RF SSEC of a 120-nm p-type thin-film fully depleted SOI SB MOSFET. Onwafer S-parameters have been measured, up to 6 GHz, using a microwave network analyzer (Agilent 8753ES). The probe calibration was performed using an off-wafer short-open-loadthru procedure. Corrected Y-parameters are subsequently obtained by subtracting those of the associated open test structure from Y-parameters of the device under test (DUT) in order to

 TABLE I

 MAJOR PROCESS STEPS OF THE SOI SB-MOSFET PROCESS

starting material	10-nm thinned SOI p-type (001) 10Ω.cm	
isolation of active zone	MESA RIE etching	SF_6/N_2
gate oxide	dry 725°C	$t_{ox} = 2.2$ -nm
gate material	Tungsten	Lg = 110-nm
gate patterning	e-beam litho in HSQ + RIE etching	SF ₆ /N ₂
spacer formation	PECVD SiN deposition + RIE etching	L _{sp} = 15-nm width
	Platitum deposition (e-beam evaporation)	5-nm
S/D formation	RTA silicidation 300°C 2' FG	10-nm
	selective Pt/PtSi etch in aqua reggia	-
metal 1	Ti/Al deposition and lift-off	10-nm/500-nm
	contact sintering in forming gas	RTA 420°C 5'



Fig. 4. Quasi-static HF SSEC used to model dynamic operation of SB MOSFETs.

de-embed coplanar accesses. A more complex de-embedding with a short test structure was not useful for the considered measurement frequency range (0-6 GHz). Because the SBs are located at the S/D sides, the series resistances R_s and R_d may be considered as bias-dependent nonlinear elements. From a small-signal perspective, we assumed that thermionic and tunneling injection could be modeled, at first order, by a single resistance. This assertion is supported by the fact that there is no depletion region at the Schottky interface. As a consequence, the quasi-static SSEC that is typically used to model dynamic operation of conventional MOSFETs can be applied to SB-MOSFET devices. Thus, the usual procedure to extract the extrinsic resistances of conventional MOSFETs [13] does not apply in the present case because it involves a "cold" measurement, i.e., at $V_{ds} = 0$ V. The direct consequence of the strong bias dependency of R_s is that all parameters of the SSEC have to be extracted at the same dc bias. The extraction procedure is detailed in the Appendix.

From the SSEC proposed in Fig. 4, the exact Z-parameters can be expressed as follows:

$$Z_{11} = R_g + R_s + \frac{1}{jC_{\rm gs}\omega\left(1 + \frac{jC_{\rm ds}\omega}{g_d + jC_{\rm gd}\omega}\right) + jC_{\rm gd}\omega\left(\frac{g_m + g_d + jC_{\rm ds}\omega}{g_d + jC_{\rm ds}\omega}\right)}$$
(1)



Fig. 5. Extraction of the series resistances (left) R_s and (right) R_g from the real parts of (Z_{12}) and $(Z_{11}-Z_{12})$. R_s and R_g amount to ~700 Ω ($V_{ds} = V_{gs} = -1.5$ V).



Fig. 6. Extraction of the intrinsic transconductance g_{mi} and output conductance g_{di} from the real part of (Y_{21i}) and (Y_{22i}) . g_{mi} and g_{di} are evaluated at 375 and 65 mS/mm, respectively ($V_{ds} = V_{gs} = -1.5$ V). The ratio is about 5.5.

$$Z_{12} = R_s + \frac{1}{\left(\frac{C_{\rm gs}}{C_{\rm gd}} + 1\right)} \frac{1}{\left(g_d + \frac{g_m}{\frac{C_{\rm gs}}{C_{\rm gd}} + 1} + j\omega\left(C_{\rm ds} + \frac{C_{\rm gs}C_{\rm gd}}{C_{\rm gs} + C_{\rm gd}}\right)\right)}$$
(2)

$$Z_{21} = R_s - \frac{1}{jC_{\rm gs}\omega\left(\frac{g_d + j\omega(C_{\rm gd} + C_{\rm ds})}{g_m - jC_{\rm gd}\omega}\right) + jC_{\rm gd}\omega\left(\frac{g_m + g_d + jC_{\rm ds}\omega}{g_m - jC_{\rm gd}\omega}\right)}$$
(3)

$$Z_{22} = R_s + R_d + \frac{1}{g_d + \frac{g_m}{\frac{C_{gs}}{C_{gd}} + 1} + j\omega \left(C_{ds} + \frac{C_{gs}C_{gd}}{C_{gs} + C_{gd}}\right)}.$$
 (4)

Considering the real parts of measured Z-parameters, the series extrinsic circuit elements, namely, the source R_s and gate R_g resistances, can be extracted from (1) and (2). For that sake, it is assumed that the real parts of the second terms appearing in the expressions of Z_{11} and Z_{12} are negligible with respect to $(R_g + R_s)$ and R_s , respectively. The real parts of (Z_{12}) and $(Z_{11}-Z_{12})$ are represented in Fig. 5. The observed fluctuations

can be attributed to two main causes. First, the accuracy of the de-embedding procedure does not account for losses into the SOI substrate which features a thin BOX layer ($t_{\rm box} = 50$ -nm) coupled to a silicon handler substrate of conventional resistivity ($\sim 10~\Omega \cdot {\rm cm}$). Second, the device layout features only two 6- μ m-wide gate fingers, which results in a relatively high input impedance of the DUT. The accuracy of the de-embedding procedure is therefore limited because it may become difficult to clearly discriminate between the contributions of the intrinsic device from that of the extrinsic passive components.

Because the measured cutoff frequency was relatively low $(f_T \sim 20 \text{ GHz})$, device measurements were limited to an upper frequency of 6 GHz to favor accuracy. From a practical standpoint, the gate and source resistances were extracted over the frequency range for which the real parts of (Z_{12}) and $(Z_{11}-Z_{12})$, respectively, do not vary, i.e., typically between 4 and 6 GHz. Following the aforementioned prescription, both R_g and R_s were estimated around 700 Ω . For completeness, it was verified, a posteriori, that the extracted figures were consistent with the assumption that $(R_g + R_s)$ and R_s dominate the real parts of Z_{11} and Z_{12} , respectively. It



Fig. 7. Extraction of intrinsic gate-to-source capacitance C_{gsi} and gate-to-drain capacitance C_{gdi} from the imaginary parts of (Y_{11i}) and (Y_{12i}) . C_{gsi} and C_{gdi} are evaluated at 1.65 and 0.08 fF/ μ m, respectively ($V_{ds} = V_{gs} = -1.5$ V). The ratio is about 20.

TABLE II Extracted Parameters of the SSEC

 $L_G = 120$ -nm, $W_{TOT} = 2*6$ - μ m, $V_{ds} = -1.5$ V, $V_{gs} = -1.5$ V

Element	Value	Normalized value (µm ⁻¹)
g_{mi} (μ S)	4500	375
g_{di} (µS)	800	66
C_{gsi} (fF)	19.8	1.65
C_{gdi} (fF)	0.96	0.08
$R_s(\Omega)$	700	8.4 kΩ.µm
$R_{g}\left(\Omega ight)$	700	84 Ω/square
f_c (GHz) *	35.9	-
<i>ft</i> (GHz) **	20.0	-
<i>fmax</i> (GHz) ***	15.5	-

* f_c is calculated as $f_c = g_{mi}/2\pi C_{gsi}$

** f_T is calculated following Eq. (10).

*** f_{max} is calculated following Eq. (11).

finally turns out that the normalized source resistance is equal to 8.4 k $\Omega \cdot \mu m$, whereas the gate sheet resistance amounts to 84 Ω/\Box . These normalized resistances can be considered as relatively large when compared with their counterparts in conventional S/D MOS technologies. As far as the source resistance is considered, the reason behind its large value is related to the nonoptimized Schottky contact associated to a long underlap. On the other hand, the large gate resistance is due to a nonoptimized contact between the first metal level and the tungsten gate. At this stage, it is important to summarize the following important features that render the extraction of SSEC elements in SB MOSFETs, which are markedly different from that in conventional S/D devices: 1) The strong bias dependence of R_s with barrier height and gate bias precludes the application of "cold" measurements as conventionally used for conventional S/D MOS architectures, and 2) the simplified extraction procedure used to evaluate R_q and R_s applies only in the limit of large resistances, a condition that is fulfilled for the fabricated devices under consideration. After de-embedding the extrinsic series resistances, the main intrinsic SSEC elements



Fig. 8. Comparison between measured and retro-simulated gains as a function of frequency ($V_{\rm ds} = V_{\rm gs} = -1.5$ V). This device shows an f_T of 20 GHz and an $f_{\rm max}$ of 13 GHz.

can be subsequently extracted from the intrinsic admittance parameters using the following:

$$g_{\mathrm{mi}} = \Re e\{Y_{21i}\}\tag{5}$$

$$g_{\rm di} = \Re e\{Y_{22i}\}\tag{6}$$

$$C_{\rm gsi} = \frac{\Im m\{Y_{11i} + Y_{12i}\}}{\omega}$$
(7)

$$C_{\rm gdi} = \frac{-\Im m\{Y_{12i}\}}{\omega} \tag{8}$$

$$C_{\rm dsi} = \frac{\Im m \{ Y_{22i} + Y_{12i} \}}{\omega}.$$
 (9)

Intrinsic elements $g_{\rm mi}$, $g_{\rm di}$, $C_{\rm gsi}$, and $C_{\rm gdi}$ are again evaluated over the frequency range for which fluctuations are the smallest, i.e., typically between 4 and 6 GHz (Figs. 6 and 7).

The measured and corresponding normalized values for each SSEC element are summarized in Table II.

According to a first-order calculation, the current-gain cutoff frequency f_T and the maximum frequency of oscillation f_{max}



Fig. 9. Extraction of the (left) extrinsic transconductance $G_{\rm me}$ and the (right) extrinsic gate-to-source capacitance $C_{\rm gse}$ from the real part of (Y_{21}) and the imaginary part of $(Y_{11} + Y_{12})$. Extracted values are 79 μ S/ μ m and 0.38 fF/ μ m ($V_{\rm ds} = V_{\rm gs} = -1.5$ V).



Fig. 10. Simplified small-signal model for SB MOSFET.

are given by (10) and (11) [14].

$$f_T = \frac{f_c}{\left(1 + \frac{C_{\text{gdi}}}{C_{\text{gsi}}}\right) + (R_s + R_d) \left(\frac{C_{\text{gdi}}}{C_{\text{gsi}}} \left(g_{\text{mi}} + g_{\text{di}}\right) + g_{\text{di}}\right)}$$

with $f_c = \frac{g_{\text{mi}}}{2\pi C_{\text{gsi}}}$ (10)

$$f_{\max} = \frac{f_c}{2 \cdot \left(1 + \frac{C_{\text{gdi}}}{C_{\text{gsi}}}\right) \sqrt{g_{\text{di}}(R_g + R_s) + \frac{1}{2} \frac{C_{\text{gdi}}}{C_{\text{gsi}}} \left(R_s g_{\text{mi}} + \frac{C_{\text{gdi}}}{C_{\text{gsi}}}\right)}}$$
(11)

Using the extracted parameters of the SSEC given in Table II, the cutoff frequencies can be retro-simulated and compared to experimental ones. For that sake, Fig. 8 shows the variations of $|H_{21}|^2$ and G_{max} as a function of frequency, from which f_T and f_{max} are extracted. Measured values of f_T and f_{max} are 20 and 13 GHz, respectively, which are in excellent agreement with those evaluated using (10) and (11) and those reported in Table II.

From a more general standpoint, the following remarks can be drawn as far as the impact of SSEC elements on RF device performance is considered. The intrinsic gate-to-drain capacitance for SB MOSFETs in saturation region is essentially composed of the fringing capacitance because the gate does not overlap the S/D silicide contacts. Hence, for this device, a ratio $C_{\rm gsi}/C_{\rm gdi}$ as high as 20 is obtained, which is much



Fig. 11. Schematic representation of the simulated SB MOSFET. Source and drain are Schottky contacts.

TABLE III Nominal Parameters of Metal S/D p-Type Devices

parameters	range	description
Lg	120-nm	Gate length
t _{si}	10 - nm	Body thickness
L_{sp}	5-nm/Tuned	Spacer Width
N _{Asi}	2.10 ¹⁵ cm ⁻³ (p-type)	Channel Doping
Wfg	Midgap Tungsten	Gate Workfunction
Φb_p	0.1 eV/Tuned	Barrier Height of metal S/D
t _{ox}	2.2-nm (SiO ₂)	Gate dielectric stack
t _{box}	400-nm	Buried Oxide thickness

higher than the ratio that is usually observed in standard 130-nm CMOS technology [14], [15]. Metal S/D in SB MOSFETs provides lower resistance through an optimized barrier height, as well as reduction in parasitic capacitances. In the saturation regime, the intrinsic gate–source capacitance $C_{\rm gsi}$ is close to 2/3 $C_{\rm ox}$ (~16 fF) to which fringing capacitance is added. This last observation confirms that the charge control in SB MOSFETs is similar to the one of a conventional MOSFET. From an extrinsic point of view, the extrinsic transconductance $G_{\rm me}$ and the extrinsic capacitance $C_{\rm gse}$, which constitute apparent



Fig. 12. Extraction of (left) current-gain cutoff frequency f_T and (right) extrinsic transconductance $G_{\rm me}$ for different SB heights varying from 0 to 0.2 eV by a step of 50 meV ($V_{\rm ds} = -2$ V).



Fig. 13. Extraction of the extrinsic total input capacitance C_{gg} for different SB heights varying from 0 to 0.2 eV by a step of 50 meV ($V_{ds} = -2$ V).

elements including the series-resistance contribution, are lower than their intrinsic counterparts (Fig. 9). In order to explain the significant discrepancy obtained between the intrinsic/extrinsic transconductances and capacitances, a simplified analysis is proposed on the basis of intrinsic equivalent circuit model of the SB MOSFET (Fig. 10). This first-order schematic circuit is composed of the intrinsic transconductance g_{mi} and of the intrinsic gate-to-source capacitance C_{gsi} associated in series with the source resistance. The gate-to-drain feedback capacitance is neglected.

From a first-order analysis, Y_{11} and Y_{21} are expressed as

$$Y_{11} \approx j \cdot C_{\text{gse}} \cdot \omega \approx j \cdot \frac{C_{\text{gsi}}\omega}{(1+g_{\text{mi}}R_s)}$$
$$Y_{21} \approx G_{\text{me}} \approx \frac{g_{\text{mi}}}{(1+g_{\text{mi}}R_s)}.$$
(12)

From this simple analysis, it is easily deduced that both extrinsic parameters $G_{\rm me}$ and $C_{\rm gse}$ are weighted by the term $1/(1 + g_{\rm mi} \cdot R_s)$. Thus, the extrinsic transconductance $G_{\rm me}$ and capacitance $C_{\rm gse}$ can be strongly affected by the occurrence of a high source resistance. The net result is that charge control

in the channel does not predominantly depend on the gate field effect, but it is also markedly influenced by the equivalent resistance of source/channel Schottky junction. In order to better evaluate the impact of Schottky junction of HF performance, the following section offers a simulation study that quantifies the role of the barrier height and of the underlap length.

IV. SIMULATION

A. Structure

Consistent with the fabricated SB MOSFET, the simulated structure of the device is shown in Fig. 11. Table III provides the list of the nominal device parameters. Note that the electrostatic fringing capacitances are intrinsically taken into account.

B. Device Modeling

The modeling task was achieved based on 2-D drift-diffusion transport model available in the Silvaco/Atlas device simulation code [16]. In order to improve the mobility model in the high-field region [17], the coefficients of the Caughey-Thomas model are modified to $\beta = 1$, vsat = 2.2×10^7 cm/s for electrons and $\beta = 0.65$, vsat = 1.5×10^7 cm/s for holes, as suggested by Bude in [18]. Using this modified drift-diffusionlike model, it is proven in [18] that the channel velocity agrees well to that computed by Monte Carlo simulations. Therefore, it is assumed that this parameter selection partially compensates the inherent limitation of the drift-diffusion transport model [16], specifically for sub-100-nm devices. Special care has been taken to model carrier injection at the Schottky junction by using a physically sound approach that accounts for TE, FE, and barrier lowering (BL) models by the image force. The tunneling current model is based on the universal Schottky tunneling approach described in [16], [19], and [20], and the tunneling probability is calculated using the Wenzel-Kramers-Brillouin approximation, assuming a triangular potential profile. The values chosen for the effective mass of electron and hole are $0.258m_0^{[001]}$ and $0.275m_0^{[001]}$,



Fig. 14. Extraction of the current-gain cutoff frequency f_T as a function of (left) SB height for different underlap lengths ranging from 0 to 10 nm by a step of 5 nm and as a function of (right) underlap length for three SB heights: 0, 0.1, and 0.2 eV ($V_{ds} = V_{gs} = -2$ V).



Fig. 15. Extraction of the transconductance $G_{\rm me}$ as a function of (left) SB height for different underlap lengths varying from 0 to 10 nm by a step of 5 nm and as a function of (right) underlap length for three SB heights: 0, 0.1, and 0.2 eV ($V_{\rm ds} = V_{\rm gs} = -2$ V).

respectively, according to [21]. Note that the choice of carriers' effective mass affects very sensitively the injection rate at the Schottky interfaces. As outlined in [6], tunneling is the dominant transport mechanism at high-bias condition.

C. Results

The variation of simulated cutoff frequency f_T as a function of gate voltage $V_{\rm gs}$ is shown in Fig. 12, when the device is biased in the saturation regime ($V_{\rm ds} = -2$ V). The largest f_T is consistently obtained when Φb_p is minimum, i.e., $\Phi b_p =$ 0 eV, with a maximum performance of 45 GHz. As Φb_p increases, f_T slightly decreases first and subsequently decays at an accelerated rate when Φb_p becomes larger than 0.1 eV. The extrinsic transconductance $G_{\rm me}$ is also shown in Fig. 12 at the same operating conditions. From the inspection of this last parameter, two major observations can be made. First, nonlinear effects are clearly observed around the threshold voltage for the largest Φb_p because the emission rate at the Schottky junction is mainly driven by the thermionic rather than the FE process in the very low injection regime. Second, the decrease of $G_{\rm me}$ observed that accompanies an increase of the barrier height does not impact f_T proportionally. For instance, $G_{\rm me}$ typically varies from 320 mS/mm at $\Phi b_p = 0$ eV to 150 mS/mm at $\Phi b_p = 0.1$ eV, keeping $V_{\rm gs}$ equal to -1 V. Surprisingly, this ~50% loss in extrinsic transconductance is not reflected on f_T (Fig. 12), which degrades by less than 20%. This last point is of utmost interest because it shows that Φb_p does not need to be aggressively reduced to 0 eV to approach the best achievable f_T performance.

Because f_T is essentially related to $G_{\rm me}$ and $C_{\rm gg}$, the previous discussion naturally suggests that a detailed analysis of $C_{\rm gg}$ with gate bias is required. In that spirit, the ratio $C_{\rm gg}/C_{\rm ox}$ is represented as a function of the gate voltage in Fig. 13. Regardless of the SB height, it is observed that $C_{\rm gg}/C_{\rm ox}$ asymptotically approaches 2/3 (neglecting the rigid shift introduced by fringing capacitances), as expected when the device operates in the saturation regime. However, the rate at which this limit is reached is delayed as the barrier height increases. As a result, the weak dependence of f_T on the



Fig. 16. Extraction of the maximum frequency of oscillation f_{max} as a function of (left) SB height, keeping $L_{\text{un}} = 5$ nm, and as a function of (right) underlap length (keeping $\Phi b_p = 0.1 \text{ eV}$) for different gate unit widths varying from 1, 2, 4, and 8 to 16 μ m ($R \Box = 10 \Omega / \Box$, $V_{\text{ds}} = V_{\text{gs}} = -2 \text{ V}$).

barrier height can be explained by the simultaneous reduction of both $G_{\rm me}$ and $C_{\rm gg}$. This effect is particularly well exemplified when Φb_p is lower than 0.15 eV: It is clearly shown that the loss of $G_{\rm me}$ (Fig. 12) is counterbalanced by the reduction of $C_{\rm gg}$ (Fig. 13) that finally results in only a slight reduction of f_T . In conclusion, a fine optimization of the SB height and underlap length is of paramount importance to achieve the best HF device performance without necessarily resorting to extreme Schottky contact engineering to approach the zero barrier height.

D. Variations of Performance With S/D Engineering

The optimization of the ac performance through the modulation of the SB and underlap length is discussed in this section. The variations of f_T and $G_{\rm me}$ as a function of the SB and underlap length are represented in Figs. 14 and 15 for $V_{\rm ds} = V_{\rm gs} = -2$ V. When the underlap reduces to zero, f_T degrades by less than 5% when the barrier height varies from 0 and 0.15 eV. In contrast, an f_T reduction of more than 20% is observed for $L_{\rm un} = 10$ -nm. The same type of observation also applies to $G_{\rm me}$ which exhibits an accelerated degradation for the same coordinated variations of the underlap and barrier height: When Φb_p varies from 0 to 0.15 eV, the $G_{\rm me}$ degradation amounts to 15% at $L_{\rm un} = 0$ - μ m while it reaches 50% at $L_{\rm un} = 10$ -nm.

Complementary to the f_T analysis, the maximum frequency of oscillation is shown in Fig. 16 as a function of barrier height and underlap length for different gate unit widths W_u (from 1 to 16- μ m). The gate sheet resistance is assumed to be equal to 10 Ω/\Box . Note that a first-order analysis predicts that f_{max} is independent of the number of gate fingers (N_f) but dependent on W_u through the product $R_q \cdot g_d$ [(11)].

However, it must be kept in mind that once the gate resistance is minimized through the optimal choice of W_u , the S/D series resistance dominates f_{max} behavior [(11)]. This last remark is well exemplified in Fig. 16 which clearly shows that f_{max} is a very sensitive function of L_{un} . f_{max} varies typically from 120 to 60 GHz when L_{un} increases from 0 to 15-nm at $\Phi b_p = 0.1$ eV and for a unit gate width of only $1 - \mu m$ (small R_g), whereas f_{max} stays constant when large W_u is considered (large R_g).

This section actually demonstrates that the design constraint to achieve the best FoMs lies in either of the following: 1) to have L_{un} less than 0-nm if Φb_p is not optimized or 2) to realize Φb_p as low as possible if L_{un} is not optimized. This is encouraging, particularly for n-type SB MOSFET whose S/D metal features the lowest SBs for electrons around 0.27 eV [22], [23]. In addition, smaller gate resistance can further enhance the f_{max} performance of the SB.

V. CONCLUSION

This paper proposed a complete ac study of p-type SB-MOSFET, including SSEC extraction supplemented by careful HF simulations. It was first shown, using careful experimental data, that in strong inversion operation, the intrinsic-gate-capacitance SB MOSFETs reach the classical value obtained for conventional MOSFETs (2/3 C_{ox}). Nevertheless, it was revealed and strengthened through ac simulations that the charge control was governed by the SB, e.g., carrier injection at the salicide/silicon source side, for the whole gate biasing variation. It turns out that SB MOSFETs compete or are even better than conventional MOSFETs for their RF performance, subject to a fine optimization of the SB height or/and underlap length (spacer width), which is performed to optimize the S/D contact resistances. The overall study demonstrates that metallic S/D contact MOSFETs are a serious and reliable architecture to pursue the silicon roadmap beyond the 22-nm node.

APPENDIX

This appendix synthetizes in Table IV the procedure to extract different elements of the SSEC from HF measurement of RF devices using a vectorial network analyzer.

	TABLE IV	
TYPICAL STEPS	OF EXTRACTION OF	F THE SSEC

1. Measurements of scattering parameters of Device Under Test (DUT) and Open Test Structure (OTS) [S] _{DUT} , [S] _{OTS}
2. Mathematical transformations $[S]_{DUT} \rightarrow [Y]_{DUT}$ $[S]_{OTS} \rightarrow [Y]_{OTS}$
3. OTS de-embedding $[Y]_{DEVICE} = [Y]_{DUT} - [Y]_{OTS}$
4. Mathematical transformation $[Y]_{DEVICE} \rightarrow [Z]_{DEVICE}$
5. Extraction of series resistances
6. Extraction of Intrinsic Z $[Z]_{\text{INTRINSIC}} = [Z]_{\text{DEVICE}} - [Z]_{\text{R}}$ $[Z]_{\text{R}} = \begin{bmatrix} R_g + R_s & R_s \\ R_s & R_d + R_s \end{bmatrix}$
7. Mathematical transformation $[Z]_{INTRINSIC} \rightarrow [Y]_{INTRINSIC}$
8. Extraction of Intrinsic Elements

ACKNOWLEDGMENT

This paper is within the framework of the METAMOS European project (Web site: http://metamos.univ-lille1.fr).

REFERENCES

- International Technology Roadmap for Semiconductors. [Online]. Available: http://www.itrs.net/Common/2005ITRS/Home2005.html
- [2] G. Larrieu and E. Dubois, "Schottky-Barrier source/drain MOSFETs on ultrathin SOI body with a tungsten metallic midgap gate," *IEEE Electron Device Lett.*, vol. 25, no. 12, pp. 801–803, Dec. 2004.
- [3] M. Fritze *et al.*, "High-speed Schottky-barrier pMOSFET with $f_T = 280$ GHz," *IEEE Electron Device Lett.*, vol. 25, no. 4, pp. 220–222, Apr. 2004.
- [4] G. Larrieu, E. Dubois, R. Valentin, N. Breil, F. Danneville, G. Dambrine, J. P. Raskin, and J. C. Pesant, "Low temperature implementation of dopant-segregated band-edge metallic S/D junctions in thin-body SOI p-MOSFETs," in *IEDM Tech. Dig.*, Dec. 10–12, 2007, pp. 147–150.
- [5] D. Connelly *et al.*, "Performance advantage of Schottky source/drain in ultrathin-body silicon-on-insulator and dual-gate CMOS," *IEEE Trans. Electron Devices*, vol. 50, no. 5, pp. 1340–1345, May 2003.
- [6] S. Xiong *et al.*, "A comparison study of symmetric ultrathin-body doublegate devices with metal source/drain and doped source/drain," *IEEE Trans. Electron Devices*, vol. 52, no. 8, pp. 1859–1867, Aug. 2005.
- [7] R. Valentin, E. Dubois, J.-P. Raskin, G. Dambrine, G. Larrieu, N. Breil, and F. Danneville, "Investigation of high frequency performance for Schottky-barrier p-MOSFET," in *Proc. Top. Meeting Silicon Monolithic Integr. Circuits RF Syst.*, Long Beach, CA, Jan. 10–12, 2007, pp. 32–35.
- [8] G. Larrieu and E. Dubois, "Integration of PtSi-based Schottky-barrier p-MOSFETs with a midgap tungsten gate," *IEEE Trans. Electron Devices*, vol. 52, no. 12, pp. 2720–2726, Dec. 2005.
- [9] J. M. Larson and J. P. Snyder, "Overview and status of metal S/D Schottky-barrier MOSFET technology," *IEEE Trans. Electron Devices*, vol. 53, no. 5, pp. 1048–1058, May 2006.
- [10] C. R. Crowell and V. L. Rideout, "Normalized thermionic-field (T-F) emission in metal–semiconductor (Schottky) barriers," *Solid State Electron.*, vol. 12, no. 2, pp. 89–105, Feb. 1969.
- [11] C. Wang, J. Snyder, and J. R. Tucker, "Sub-40-nm PtSi Schottky source/drain metal-oxide-semiconductor field-effect transistors," *Appl. Phys. Lett.*, vol. 74, no. 8, pp. 1174–1176, Feb. 1999.
- [12] K. Ikeda, Y. Yamashita, A. Endoh, T. Fukano, K. Hikosaka, and T. Mimura, "50-nm gate Schottky source/drain p-MOSFETs with a SiGe channel," *IEEE Electron Device Lett.*, vol. 23, no. 11, pp. 670–672, Nov. 2002.

- [13] A. Bracale, V. Ferlet, D. Pasquet, J. L. Gautier, N. Fel, and J. L. Pelloie, "A new approach for SOI devices small signal parameters extraction," in *Analog and Integrated Circuits and Signal Processing*. Norwell, MA: Kluwer, 2000.
- [14] A. Siligaris, G. Pailloncy, S. Delcourt, R. Valentin, S. Lepilliet, F. Danneville, D. Gloria, and G. Dambrine, "High-frequency and noise performances of 65-nm MOSFET at liquid nitrogen temperature," *IEEE Trans. Electron Devices*, vol. 53, no. 8, pp. 1902–1908, Aug. 2006.
- [15] G. Dambrine, C. Raynaud, D. Lederer, M. Dehan, O. Rozeaux, M. Vanmackelberg, F. Danneville, S. Lepilliet, and J.-P. Raskin, "What are the limiting parameters of deep-submicron MOSFETs for high frequency applications?" *IEEE Electron Device Lett.*, vol. 24, no. 3, pp. 189–191, Mar. 2003.
- [16] Atlas User's Manual, SILVACO Int., Santa Clara, CA, Dec. 2005. version 5.10.2.R.
- [17] D. M. Caughey and R. E. Thomas, "Carrier mobilities in silicon empirically related to doping and field," *Proc. IEEE*, vol. 55, no. 12, pp. 2192– 2193, Dec. 1967.
- [18] J. D. Bude, "MOSFET modeling into the ballistic regime," in *Proc. SISPAD*, Seattle, WA, 2000, pp. 23–26.
- [19] K. Matsuzawa, K. Uchida, and A. Nishiyama, "A unified simulation of Schottky and ohmic contacts," *IEEE Trans Electron Devices*, vol. 47, no. 1, pp. 103–108, Jan. 2000.
- [20] M. Ieong, P. Solomon, S. Laux, H. Wong, and D. Chidambarro, "Comparison of raised and Schottky source/drain MOSFETs using a novel tunneling contact model," in *IEDM Tech. Dig.*, 1998, pp. 733–736.
- [21] H. D. Barber, "Effective mass and intrinsic concentration in silicon," Solid State Electron., vol. 10, no. 11, pp. 1039–1051, Nov. 1967.
- [22] J. Y. Duboz, P. A. Badoz, F. Arnaud d'Avitaya, and J. A. Chroboczek, "Electronic transport properties of epitaxial erbium silicide/silicon heterostructures," *Appl. Phys. Lett.*, vol. 55, no. 1, pp. 84–86, Jul. 1989.
- [23] M. H. Unewisse and J. W. V. Storey, "Conduction mechanisms in erbium silicide Schottky diodes," J. Appl. Phys., vol. 73, no. 8, pp. 3873–3879, Apr. 1993.



Raphaël Valentin was born in Roubaix, France, on June 21, 1982. He received the M.S. degree in micro- and nanotechnologies from the Institut d'Electronique de Microélectronique et de Nanotechnologie, Villeneuve d'Ascq, France, in 2005, where he is currently working toward the Ph.D. degree.

His main interests include advanced MOSFET modeling, simulation, and measurement for high-frequency applications.



Emmanuel Dubois (A'93) received the Ingénieur degree from the Institut Supérieur d'Electronique et du Numérique (ISEN), Lille, France, in 1985, and the Ph.D. degree from the University of Lille, Lille, in 1990.

In 1992, he was a Visiting Scientist with the IBM T. J. Watson Research Center, Yorktown Heights, NY, working on the characterization and simulation of submicrometer silicon-on-insulator MOSFETs. Since 1993, he has been with the Institut d'Electronique de Microélectronique et de Nano-

technologie, where he is currently the Director of Research with the Centre National de la Recherche Scientifique. Since 1999, he has been the Head of the Silicon Microelectronics Group involved in device physics, device modeling, and fabrication of ultimate nonconventional MOSFETs. He was a Coordinator of FP4-IST-QUEST (1997–1999) and FP5-IST-SODAMOS (2001–2003) European projects and served as a Subproject Leader in the SiNANO Network of Excellence (2005–2007). He is currently a Coordinator of the FP6-IST-METAMOS (2005–2008) project, a Subproject Leader of the NANOSIL EU Network of Excellence (2008–2010), and a member of the Technical Advisory Committee of the IST integrated project PULLNANO. He is an author or a coauthor of about 40 journal publications and 70 international communications.

Dr. Dubois has been a member of the Technical Program Committee of the European Solid-State Device Research Conference since 2005.



Jean-Pierre Raskin (M'97–SM'06) was born in Aye, Belgium, in 1971. He received the Industrial Engineer degree from the Institut Supérieur Industriel d'Arlon, Arlon, Belgium, in 1993, and the M.S. and Ph.D. degrees in applied sciences from the Université Catholique de Louvain (UCL), Louvain-la-Neuve, Belgium, in 1994 and 1997, respectively.

From 1994 to 1997, he was a Research Engineer with the Microwave Laboratory, Université Catholique de Louvain. He worked on the modeling, characterization, and realization of monolithic

microwave integrated circuits in silicon-on-insulator (SOI) technology for low-power low-voltage applications. In 1998, he was with the Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor. He has been involved in the development and characterization of micromachining fabrication techniques for microwave and millimeter-wave circuits and microelectromechanical transducers/amplifiers working in harsh environments. In 2000, he was with the Microwave Laboratory, UCL, as an Associate Professor. Since 2007, he has been a Full Professor and the Head of the Microwave Laboratory, UCL. His research interests include modeling, wideband characterization, and fabrication of advanced SOI MOSFETs, as well as micro- and nanofabrication of MEMS/NEMS sensors and actuators. He is an author or a coauthor of more than 350 scientific articles.

Dr. Raskin is an Associate Member of the European Microwave Association and a member of the Research Center in Micro and Nanoscopic Materials and Electronic Devices, UCL.



Tao Chuan Lim (M'07) was born in Kuala Terengganu, Malaysia, on November 3, 1981. He received the B.Eng. and Ph.D. degrees in microelectronics from Queen's University Belfast, Belfast, U.K., in 2003 and 2006, respectively. His Ph.D. degree research in the Northern Ireland Semiconductor Research Centre was on the circuit and device simulation/modeling of the nanoscaled double-gate silicon-on-insulator transistors.

Since November 2006, he has been with the Institut d'Electronique de Microélectronique et de

Nanotechnologie, Villeneuve d'Ascq, France. His current research interests include high-frequency and noise modeling, simulation, and characterization of advanced silicon-based devices.



Nicolas Breil was born in La Rochelle, France. He received the M.Eng. and M.S. degrees from the Institut National des Sciences Appliquées, Toulouse, France, in 2004.

In 2003 and 2004, he was with STMicroelectronics, Crolles, France, working on the integration of plasma doping and highly doped epitaxy deposition processes in CMOS and BiCMOS technologies, respectively. He is currently with STMicroelectronics, working toward the Ph.D. degree in collaboration with the Institut d'Electronique de

Microélectronique et de Nanotechnologie, Villeneuve d'Ascq, France, and with the Commissariat à l'Energie Atomique–Laboratoire d'Electronique de Technologie (CEA–LETI), Grenoble, France. His main research interests include the development of alternative solutions for ultrashallow-junction contacts in CMOS devices, including band-edge silicides, dopant segregation techniques, and original self-aligned integration approaches.



Guilhem Larrieu was born in Mont de Marsan, France, in 1977. He received the M.S. degree in material science from Polytech'Lille, Lille, France, in 2000, and the Ph.D. degree in electrical engineering from the University of Lille, Lille, in 2004.

From January to October 2005, he was with the University of Texas, Arlington, working on high-k dielectrics. He is currently with the Institut d'Electronique de Microélectronique et de Nanotechnologie, Villeneuve d'Ascq Cedex, France, as a Chargé de Recherches of the Centre National de

la Recherche Scientifique. His research interest includes alternative CMOS devices including metallic S/D.



Gilles Dambrine (M'92) was born in Avion, France, on May 15, 1959. He received the Ph.D. and Habilitation à Diriger des Recherches en Sciences degrees from the Centre Hyperfréquences et Semiconducteurs, University of Lille, Lille, France, in 1989 and 1996, respectively.

He was a Full Researcher with the Centre National de la Recherche Scientifique between 1989 and 1999. He is currently a Professor in electronics with the University of Lille and the Head of the Advanced Nanometric Devices Group, Institut d'Electronique

de Microélectronique et de Nanotechnologies, Villeneuve d'Ascq Cedex, France. His main research interests are concerned with the modeling and characterization of ultimate low-noise devices for application in millimeterand submillimeter-wave ranges. Over these few years, his research interests are oriented to the study of the microwave and millimeter-wave properties and applications of advanced silicon devices. He is an author or a coauthor of about 30 papers and 40 international communications and four chapters of books in the field of microwave devices.

Dr. Dambrine is currently a Reviewer in various IEEE TRANSACTIONS and a member of the Technical Program Committee of the European Microwave Integrated Circuits and the European Solid-State Device Research Conference conferences.



François Danneville (M'98) was born in Ham, France, on March 16, 1964. He received the Ph.D. and Habilitation à Diriger des Recherches in Sciences Degrees from the University of Lille, Lille, France, in 1991 and 1999, respectively.

He was an Associate Professor with the University of Lille, Lille, France, in 1991. Until 2001, his research was carried out with the Institut d'Electronique de Microélectronique et de Nanotechnologie (IEMN), Villeneuve d'Ascq, France, where he has studied the noise properties of III–V

devices operating in the linear and nonlinear regimes for application in centrimetric- and millimetric-wave ranges. In 1998, he was a Visitor (Noise Expert) in Hewlett–Packard (currently Agilent) EEsof Division, Santa Rosa, CA. Since 2001, he has been a Professor with the University of Lille and IEMN. His research at IEMN is oriented toward advanced silicon devices and circuits, which includes the dynamic, noise, and linearity properties of MOSFET-based devices (including alternative architectures), SiGe HBT, and circuit design in millimetric-wave range using silicon-on-insulator technology and SiGe BiCMOS technology.