SystemC/TLM Semantics for Heterogeneous System-on-Chip Validation - Archive ouverte HAL Access content directly
Conference Papers Year : 2008

SystemC/TLM Semantics for Heterogeneous System-on-Chip Validation


SystemC has become a de facto standard for the system-level description of systems-on-a-chip. SystemC/TLM is a library dedicated to transaction level modeling. It allows to define a virtual prototype of a hardware platform, on which the embedded software can be tested. Applying formal validation techniques to SystemC descriptions of SoCs requires that the semantics of the language be formalized. The model of time and concurrency underlying the SystemC definition is intermediate between pure synchrony and pure asynchrony. We list the available solutions for the semantics of SystemC/TLM, and explain how to connect SystemC to existing formal validation tools.
Fichier principal
Vignette du fichier
paper.pdf (104.32 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-00311011 , version 1 (12-08-2008)


  • HAL Id : hal-00311011 , version 1
  • PRODINRA : 250084


Florence Maraninchi, Matthieu Moy, Jérôme Cornet, Laurent Maillet-Contoz, Claude Helmstetter, et al.. SystemC/TLM Semantics for Heterogeneous System-on-Chip Validation. 2008 Joint IEEE-NEWCAS and TAISA Conference, Jun 2008, Montréal, Canada. ⟨hal-00311011⟩
662 View
355 Download


Gmail Facebook Twitter LinkedIn More