High-Level Interconnect Delay and Power Estimation - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue Journal of Low Power Electronics Année : 2008

High-Level Interconnect Delay and Power Estimation

Johann Laurent
Nathalie Julien

Résumé

It is now well admitted that interconnects introduce delays and consume power and chip resources. To deal with these problems, some studies have been done on performance optimization. However, as the results presented in this paper show, such techniques are not based on good criteria for interconnect performance optimizations. We have, therefore, developed a high-level estimation tool based on transistor-level characteristics, which provides fast and accurate figures for both time and power consumption. These results allowed us to create a new interconnect consumption model and also to determine new key issues that have to be taken into account for future performance optimizations.

Domaines

Electronique
Fichier non déposé

Dates et versions

hal-00267248 , version 1 (26-03-2008)

Identifiants

Citer

Antoine Courtay, Olivier Sentieys, Johann Laurent, Nathalie Julien. High-Level Interconnect Delay and Power Estimation. Journal of Low Power Electronics, 2008, 4 (1), pp.1-13. ⟨10.1166/jolpe.2008.152⟩. ⟨hal-00267248⟩
194 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More