



HAL
open science

Choice of a high level fault model for the Optimization of Validation Test Set reused for Manufacturing Test

Yves Joannon, Vincent Beroulle, Chantal Robach, Smail Tedjini, Jean-Louis Carbonero

► **To cite this version:**

Yves Joannon, Vincent Beroulle, Chantal Robach, Smail Tedjini, Jean-Louis Carbonero. Choice of a high level fault model for the Optimization of Validation Test Set reused for Manufacturing Test. IMSTW'07, Jun 2007, Porto, Portugal. pp.66 - 71. hal-00250422

HAL Id: hal-00250422

<https://hal.science/hal-00250422>

Submitted on 12 Feb 2008

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Choice of a high level fault model for the Optimization of Validation Test Set reused for Manufacturing Test

Yves JOANNON^{1,2}, Vincent BEROLLE¹, Chantal ROBACH¹, Smail TEDJINI¹, Jean-Louis CARBONERO²
LCIS-ESISAR (INPG), Valence, France¹, ST MICROELECTRONICS, Crolles, France²
1: *firstname.name@esisar.inpg.fr*, 2: *firstname.name@st.com*

Abstract

With the growing complexity of Wireless Systems on Chip integrating hundred-of-million transistors, electronic design methods need to be upgraded to reduce time-to-market. In this paper, the test benches defined for design validation or characterization of AMS & RF SoCs are optimized and re-used for production testing. Although the original validation test set allows the verification of both design functionalities and performances, this test set is not well adapted to manufacturing test due to its high execution time and high test equipments costs requirement. The optimization of this validation test set is based on the evaluation of each test vector. This evaluation relies on high level fault modeling and fault simulation. Hence, a fault model based on the variations of the parameters of high abstraction level descriptions and its related qualification metric are presented. The choice of functional or behavioral abstraction levels is discussed by comparing their impact on structural fault coverage. Experiments are performed on the receiver part of a WCDMA transceiver. Results show that for this SoC, using behavioral abstraction level is justified for the generation of manufacturing test benches.

I. Introduction

New efficient methods have emerged to design analog, mixed and RF (AMS&RF) or hybrid Integrated Circuits (ICs). Nowadays, the test of these ICs is becoming a crucial challenge for manufacturers. The trend toward miniaturization imposes to develop more and more integrated systems. Thus, electronics components are becoming Systems-on-Chip (SoCs) or Systems-in-Package (SiPs). This increasing complexity forces designers to define new design methodologies adapted to these complex systems with shorter Time-To-Market (TTM) and lower manufacturing cost constraints. However, the problem is not only to achieve short TTM but also to control the quality of final products. In fact, this growing complexity and the multi-physics systems integration increase the production testing difficulties and the test costs. In one hand, the SoC complexity involves low testability (i.e. low component parameters controllability and observability). In the other hand, new component natures (RF, mechanical...) and their relative manufacturing processes involve fault modeling difficulties. Currently, the production test of AMS&RF SoCs is often performed by using a sub-set of the manually generated characterization test stimuli. Then, the evaluation of this sub-set is empirically made.

This paper relies on a method to evaluate and to generate a manufacturing test set from an initial characterization test set [1]. This method is performed on a Wireless SoC (WSOC) thanks to high level fault injection and simulation techniques. The increasing SoCs complexity involves high transistor level simulation times for

AMS&RF systems. In some cases, it is even impossible to simulate the whole system at the transistor level. This problem can be partially solved by describing the electrical system with higher description level (behavioral or functional level) rather than transistor level. So, when it becomes impossible to simulate faulty descriptions at low level, we propose to use functional or behavioral level descriptions. The aim of this paper is to define the most adapted abstraction level to measure the quality of a WSoC manufacturing test set. Obviously, there is a trade off between the qualification accuracy and the computation time.

In the first part, the fault injections and simulation techniques with functional, behavioral and transistor description level are presented. The definitions of the faults models used to validate circuits at several abstraction levels are given. Then, the different descriptions of the WCDMA system applied to validate our method are presented. In the fourth section, our PLatform for System qualification with Mixed and Analog signals (PLASMA) is detailed. Then, results provided by PLASMA for the receiver part of the WCDMA transceiver with functional and behavioral level are compared. Finally, the accuracy of functional and behavioral fault coverage is compared with structural fault coverage. This last step justifies the choice of behavioral level for the qualification of production testing.

II. High Level Fault Modeling and Fault Injection in PLAMA

Faults injection and simulation techniques can be performed on models described at all abstraction levels. Obviously, the choice of the abstraction level is always a trade off between model accuracy and computation time. Modeling level used for the qualification of production test set must be close to physical level because manufacturing defaults are made of physical parameters modifications (oxide thickness, length, width...). Thus, transistor fault modeling level, based on parameter variations of low-level components (inductor, capacitor, resistor, or transistor) is generally the most adapted for the test set generation applied on analog circuits. However, due to too high simulation times, this level is not adapted for the simulation of complex SoCs. So, we propose to use higher abstraction level descriptions to perform the manufacturing test generation. These high level descriptions of the WSoC already exist because they have been developed and validated during the Top-Down design flow. The functional level is used for the development of the SoC architecture by converting system specifications into functional blocks. The behavioral level is used for the description of the system with more details than the previous level, in particular electrical effects (non-linearity, coupling effects, impedances mismatching...). The behavioral level allows to fit blocks




Fig. 1: WCDMA Receiver Part (RX)

interfaces by describing the system with more accuracy. This level has led to the standardization of behavioral languages like VHDL-AMS [2].

PLASMA interacts with the Mentor Graphics' Advance MS RF VHDL-AMS simulator to perform the test set evaluation. So, PLASMA inherits all the characteristics of this simulator. It means that fault injection can be done:

- on multi-levels abstraction systems (i.e transistor, behavioral, functional levels),
- on multi-languages descriptions (Spice, VHDL-AMS, VHDL),
- on multi-natures systems (analog, digital and RF...).

In PLASMA, the fault model is made of only a single and small variation of one parameter in the original description. We call this faulty description a mutant. We assume that a huge modification of the description has little chance to appear during the design and the manufacturing processes. However, if this kind of fault appears, it should be easy to detect.

III. WCDMA System

The studied system is the receiver part of a WCDMA (Wideband Code Divided Multiple Access) transceiver. WCDMA is a technology used for third-generation cellular systems (3G). The frequency range down-link (Bases Station to User Equipment) or receiver part is [2110-2170MHz]. The modulation defined in the WCDMA standard is an IQ modulation based on two signals: I "in-phase" component of the waveform, and "Q" represents the quadrature component. WCDMA standard specifies several parameters: maximal and minimal output power, maximal power out of frequency band, ACLR (Adjacent Channel Leakage Ratio)...

Figure 1 presents the architecture of the receiver part (Rx). It is a classical architecture made of Low Noise Amplifier (LNA), external Surface Acoustic Wave (SAW) RF filter, mixers, base-band Voltage Gain Amplifiers (VGA) and internal filters. Digital registers (not illustrated in Fig. 1) control the LNA and VGA gains. These registers permit to control the receiver parameters; they can be used to control the system during validation [3].

A. Functional model

In the Top-Down design flow, the architecture is first described at the functional level. The system functional specifications are budgeted into several functional blocks. Functional model does not implement electrical equations but only analytical relations between input and output (gain, transfer function...). For example, functional




Fig. 2: Behavioral model of LNA

Parameters	Typical Value	Minimum	Maximum
Gain	13.85dB	11.85dB	15.85dB
S11	-14.47dB		-10.25dB
S22	-6.1dB		-1dB
IIP3	-0.24dBm	-5.03dBm	
IIP1	-8.84dBm	-18.4dBm	

Tab. 1: Limits of amplifier parameters

description of LNA is only made of gain parameter; its specified values are presented in the first line of tab. 1. The functional description of WCDMA receiver part is written with the VHDL-AMS language.

B. Behavioral model

In the following, the behavioral model of the LNA is presented in order to figure out this modeling level. In behavioral modeling, two classes of parameters, functional and electrical parameters, are defined. The choice of these parameters follows the verification plan [4]. The verification plan begins by identifying particular area of concern in the design. For example, if an area of concern is the loading of one block on another, the plan specifies that impedance matching must be modeled. In our case, the amplifier model is made of one functional parameter, the power gain (Gain), and several electrical parameters: input and output impedances (Z_{in} , Z_{out}), S parameters (S_{11} , S_{22}), compression point at 1dB (IIP1), third-order intermodulation distortion (IIP3) (Fig. 2). The table 1 specifies the limits of several parameters. Each parameter is defined by a typical value and with one or two worst-case values (minimum and/or maximum admitted values). For example, the gain is specified by two limits because both limits are significant; the other parameters have only one significant limit.

The other blocks of the system are also modeled following the verification plan with a few additional parameters:




Fig. 3: Structural model of LNA

IIP2 (Second-Order Intermodulation Distortion), DC offset, and cut off frequency. The figure 1 gives a parameters list for each block. Finally, the receiver part is modeled by only 23 functional and electrical parameters (Fig. 1). These parameters are the most significant parameters in the system design. Obviously, our qualification process could be also applied on a description involving additional parameters. The entire WCDMA transceiver is modeled with VHDL-AMS language.

C. Transistor model

In this study, the transistor level description is considered to be the reference because it is close to the physical level. Then, we assume that this level allows us to evaluate the quality of our test set optimization. Only LNA has been described at the transistor level (Fig. 3) because it would be too time consuming to simulate the entire system at the transistor level. So, our evaluation is only realized on LNA functional, behavioral and structural parameters. Of course, the transistor level evaluation could also be realized for each block in the system. The simulation of the transistor level LNA description embedded into the system is possible using the multi-abstractions simulation technique. It means that simulations are realized using several abstraction levels for the different blocs in the systems: in this case, only the LNA is described at the transistor level and the others blocs are described at the behavioral level. The simulations are realized with the Mentor Graphics' ADvance MS RF Simulator. In addition, the Mentor Graphics behavioral VHDL-AMS library's CommLib RF [5] has been used.

The 2.1GHz LNA circuit given in Fig. 3 includes an amplification stage based on a cascode structure. The advantage of this architecture is to control the noise and the linearity. Input and output matchers are added for the impedance matching.

IV. PLASMA: PLatform for System qualification with Mixed and Analog signals

PLASMA is an automatic test set qualification and generation platform which uses fault injection and simulation techniques. The fault simulation technique relies on the comparison of the simulation results of fault-free and faulty circuits (Fig. 4). Faulty and fault-free descriptions are simulated with the same vectors. When the comparison of fault-free and faulty circuits simulation results involves a difference, the fault has been both

activated and propagated toward one or more primary outputs; we say that the fault is detected. Although PLASMA contains an automatic stimuli generator, only test set qualification part and optimization will be discussed in this paper. The optimization involves the reduction of the initial test set by identifying and saving only the vectors which detect a fault.

A. Fault-free models definition

Fault-free descriptions are simulated with pre-defined input vectors. These descriptions provide simulation results which are "good" measurement values and which allow us to define fault-free measurement ranges. The comparisons with faulty circuits results are only possible thanks to these fault-free measurement ranges. Fault-free descriptions are defined as descriptions with parameters values into the specifications ranges. Existing methods to define a fault-free population sample are: Monte Carlo (MC) analysis, worst-cases combinations... [6, 7, 8]. In our case, fault-free circuits simulations are performed using MC analysis and the statistical distributions of each behavioral parameter. The number of fault-free simulations is decreased by drawing fault-free models with a predefined statistical distributions and by computing the statistical characteristics (i.e. the average μ and the standard deviation σ) of each result. The number of fault free simulated models is increased as long as μ and σ variations are not negligible. Finally, the fault-free measurement ranges are defined in order to reject none fault-free circuits so the limits are computed at 6σ .

B. Faulty models definition

In part II, the fault model has been defined as a variation of one parameter. The original abstraction level for which PLASMA has been developed is the behavioral level. Obviously other abstraction levels can be managed by PLASMA. In the following, we will show that the best results are achieved with the behavioral level. Mutants are generated by translating one parameter of the original description to a value outside of its specifications, but the definition of this faulty value is difficult. When this value is too close to specifications limits, the fault is hardly detectable because circuit robustness and simulator accuracy mask it. When this value is too far to fault-free detection limits, the fault is easily detected but it is also less realistic and it could be detected by most of stimuli. The detection limit of the faulty value is fixed by simulating successive faulty values. The first value is defined far from the specification limits (but into minimal




Fig.4: Test vector qualification & optimization




Fig. 5: Definition of faulty value

and maximal admitted faulty value defined below), then a dichotomy algorithm allows PLASMA to determine the faulty detection limit. During the detection limit computation, we define a faulty circuits range (“Faulty circuits” grey area Fig.5). This range is made of faulty circuits that have a probability to appear. Out of this range, the fault is very infrequent. The maximal and minimal admitted faulty parameter values P_{\max_fault} and P_{\min_fault} are computed with tolerance ranges (minimal and maximal specified values): $P_{\max_fault} = P_{\max} + 5 \cdot (P_{\max} - P_{\text{typ}})$. The fault detection limit is computed for every mutated parameter and every qualified vector. Relative Parameter Coverage (RPC_{p_i}) qualifies this detection limit for the P_i parameter; RPC is defined in Eq. 1.

$$RPC_{p_i} = 1 - \frac{P_{\text{fault}_{p_i}} - P_{\max_{p_i}}}{P_{\max_fault_{p_i}} - P_{\max_{p_i}}} \quad (1)$$

When the detection limit equals to the specification limit, then the RPC is 100%. The closer this detection limit is from the specification limits, the higher is the RPC . The test set optimization is realized by saving for each P_i the vector that leads to the highest RPC .

V. Test set optimization for WCDMA RX part based fault simulation describe at high abstraction level

A. Definition of the predefined test set

During the design of complex electrical systems, a verification plan must be defined. This plan defines how to validate the design. This plan leads to the definition of test benches. These test benches are made of vectors which aim to validate system within all configurations (Gain, Offset) and with different input signals characteristics (frequency, power). For example, these vectors or stimuli verify the values of the programmable gains, the IIP3, the IIP2... Generally, this manually generated test set is assumed to be adapted to the complete verification of the specifications. The aim of PLASMA is to evaluate and to optimize this test set.

The validation test set is made of stimuli with single tone signals applied on the RF_in input and the RX LO_in input (Fig. 1). Signals are defined by frequency, power and phase. The stimuli are also made of control parameters: gains configuration controlled thanks to digital registered inputs. In the following experimental results, a test set made of 98 manually proposed single tone vectors will be evaluated. These test benches have been optimized with PLASMA.

B. WCDMA functional & behavioral faulty descriptions

Faulty descriptions of WCDMA receiver are defined as presented in part II. The number of faulty descriptions is

	Functional fault model	Behavioral fault model
Compaction rate	2 / 98 \Rightarrow 49x	4 / 98 \Rightarrow 24.5x
Mutation Score	18 / 24 = 0.75	32 / 36 = 0.89
Relative Parametric Coverage	65.6%	87.8%
Simulation time	11h46min	17h39min

Tab. 2: Comparison between functional and behavioral optimization

fixed by the number of parameters used in the original description. When one of these parameters is specified by two limits (for example, the gain in Tab. 1), two mutants are generated on this parameter: a first one for the low limit and a second for the high limit; when it is specified by one limit (ex: IIP3), only one mutant is generated. Due to this consideration, in a functional fault simulation approach, the receiver part of WCDMA SoC is modeled by 12 functional parameters (Gains and cut of frequencies); it involves the generation of 24 faulty models. In addition, behavioral description made of 23 behavioral parameters implies the generation of 36 behavioral faulty models.

C. Optimization results

The simulation has been realized with ADMS RF from Mentor Graphics on a 3 GHz Pentium-4, with 1 GB RAM, running a Linux Operating System.

98 validation vectors have been optimized with our PLASMA tool. A first compaction is performed with the functional description and a second with the behavioral description (Tab. 2).

Over 24 functional mutated parameters, 18 have been detected by the 98 validation vectors during the entire dichotomy process. Then, the mutation score is 75% and the total computation time is about 11 hours 46 minutes. With the functional description, the average RPC computed with all functional parameters equals 65.6%. Each vector of the 98 initial test vectors detects at least one functional faulty parameter but after compaction, only 2 vectors are kept to achieve the same RPC . Hence, the number of predefined stimuli can be divided by 49.

During the optimization with the behavioral description, 92 vectors (over 98) are qualified as redundant vectors because they do not increase the final RPC value (87.8%). The simulation time needed to perform this optimization at the behavioral level is 17hours 39minutes. The behavioral faults which have not been detected concern the variations of S22, or IIP3 parameters. S22 variation is not detected due to the system robustness which masks its impact. In addition, our test vectors which only consist of single tone signals are not relevant for the detection of the IIP3 mutation. IIP3 mutants could be detected by a test set adapted to their activation and propagation in the system.

We observe that the simulation of our predefined test set at the behavioral abstraction level involves a high value of the average RPC . In addition, the comparison between functional and behavioral simulations shows that at the behavioral level simulation time is increased by about




Fig. 6: Detection limit of Structural parameter

50%. Now, we want to qualify and to compare, at the transistor level, these two optimized sets of test vectors.

VI. Evaluation of functional and behavioral fault modeling for manufacturing test

A. Principle of fault modeling evaluation

In the previous part, the results of the validation test set optimization has been shown, the efficiency of this optimization for manufacturing test is evaluated in this part. The advantage of our optimization technique based on high level faults injection is the time reduction to qualify system test vectors; but is this fault modeling efficient for manufacturing test? The evaluation will be provided by making a comparison with a fault model described at a lower abstraction level: the transistor fault model. In the next section, the first analyzed high abstraction level is the functional level and then the behavioral level is analyzed.

The first stage of this evaluation is the computation of the *Structural faulty Parameter Detection limit (SPd)* (Fig. 6). This value is the limit that would be obtained if a transistor faulty description was used; we assume that it is the reference. SPd is computed with our PLASMA tool using a transistor level description of the LNA only. In fact, in order to decrease the simulation time, only LNA is described at this transistor level (the other blocs are described at the behavioral level). Moreover, we only simulate compacted test set determined in section V. B.

The second stage of the evaluation is the comparison between structural and high level faulty parameter detection limits. This comparison is only possible if the two detection limits are given at the same abstraction level. Thus, the *Functional faulty Parameter detection limit (FPd)* and the *Behavioral faulty Parameter detection limit (BPd)* computed during the optimization (part V. B) must be translated to Structural Parameter detection limits (SPd_T) (Fig. 6). The conversion is performed by simulating each macro-component at the transistor level. In our case, this evaluation is only performed on the LNA. Thus, several test benches are used to measure the LNA functional parameters (Gain) or behavioral parameters (S11, IP1...). The detection limits of high level parameters FPD and BPd are converted to structural level SPd_T by determining the single parametric deviation that involves at least one high level parameter going out of its detection limits. But the comparison between SPd and SPd_T is not enough because the same error between two different parameters has not the same impact on the final test quality. Thus, instead of comparing SPd and SPd_T , our high level testing approach will be evaluated by




Fig. 7: Capability Process definition

comparing the number of undetected faulty circuits estimated with our approach with the number of undetected faulty circuits induced with transistor level fault model.

During the design of system, engineers can estimate the distribution of parameters values. The Capability Process CPk (eq. 2) is a statistical parameter that allows designers to qualify the robustness of the structural parameters according to both the process and the device specifications. Parameters are assumed to have a Gaussian distribution and the CPk is defined by:

$$CPk = \frac{\text{Min}((SP_{typ} - SP_{f_{min}}); (SP_{f_{max}} - SP_{typ}))}{3\sigma} \quad (2)$$

Where SP_{typ} is the typical value of a parameter defined in the specifications, $SP_{f_{max}}$ and $SP_{f_{min}}$ are specified limit values, σ is the standard deviation (Fig. 7).

The probability to produce a faulty circuit (hatched area) can be computed with the CPk values. Some faulty circuits are not detected (the darkest area in Fig 5) by the test vectors. These undetected circuits are present due to the system robustness, the measuring device accuracy or due to stimuli not adapted to the detection. Obviously, we aim to decrease this undetected number by finding the most relevant stimuli. In our case, the SPd value for each transistor parameter involves mutants which are not detected with the optimized test set. The number of these mutants is represented by the union of dotted and hatched areas in figure 6. The dotted area is the number of undetected mutants estimated with high abstraction level descriptions. The hatched area (between SPd and SPd_T) represents the number of faulty circuits that are assumed to be detected with high level qualification but which are not detected.

In the case of figure 6, the high level evaluation is a little bit too optimistic because a few circuits defined with high level description as “detected faulty circuits” are not really detected (as shown with transistor fault model). This mistake is due to the fact that, in the high level descriptions, the effects of parameters correlated variations are not modeled. In fact, our fault model is based on a single functional or behavioral variation but a modification of one structural fault leads to the variations of several high level parameters.

B. Simulation Results

Simulation results are presented in table 3. The four first columns (“Structural Specifications”) detail the specifications of the LNA transistor level description: typical values, limit values and the probability of occurrence of faulty circuits (computed with CPk).

Columns entitled “Evaluation at structural level” present the SPd values and the probability of undetected faulty circuits obtained during the analysis of WCDMA RX part with the LNA described at the transistor level and the

other blocks described at the behavioral level. For all parameters, this number is equal to 0.088 PPM. This value is always the same because the number of faulty circuits is fixed by designers at 0.79PPM for each parameter and faulty parameters are always detected during the 10 dichotomy loops. This number will be different if we would use more dichotomy steps. This iteration number has not been increased because it is already close to the specified limit value (0.5% of the specified limit).

The other columns show the detection limits computed with high level simulations and translated to the structural level (SPd_T). They are first obtained with the simulations of functional descriptions and then with behavioral level description. The errors made on the estimation of undetected faulty circuits computed with high abstraction level are presented on the grey columns. These values qualify the accuracy of using high level descriptions.

The behavioral analyze shows that the SPd_T limits are very close to the SPd reference limits (ex: R1: SPd=3.254Ω and SPd_T=3.253Ω). Hence, the error on the estimation of the undetected faulty circuits is only 2%. With functional descriptions, results are really bad. For example, a variation of the resistance R1 does not lead to the modification of LNA Gain (SPd_T=X). Therefore, the error made on the undetected faulty circuits estimation is far from undetected faulty circuits computed with structural simulations (88%). For the inductance L1, the variation involves a variation of the LNA gain (SPd_T=11,5nH) but the value is very far from specification limit value that leads a number of detected circuits close to 0. Thus, the error on undetected faulty circuits is important (88%). In the best case (C6 capacitor), the error on the estimation is 29% but this error is again too high.

The errors achieved by functional fault simulations are too much important. On the contrary, in our case study, errors involve by behavioral simulations are acceptable. Therefore, we can conclude that behavioral fault modeling can be adapted to the qualification and the optimization of manufacturing test set. However, the efficiency of the behavioral model is directly linked to the accuracy of the original behavioral description which can vary through the verification plan definition.

VII. Conclusion

In this paper, a test generator (PLASMA) has been presented and evaluated. In the proposed strategy, the validation test benches developed by designers to verify sub-blocs parameter specifications are re-used. We show that re-using these test benches for the production testing

is relevant. Generally the number of validation test benches is huge, so we propose to optimize them thanks to a high level fault injection method. The optimization has been applied with functional and behavioral fault models. We assume that the detection of high abstraction level faults allows the detection of numerous physical defects. This assumption is verified by comparing simulation results generated with the high level fault models and the transistor fault model. The metric used to evaluate our high level fault model accuracy is the number of undetected faulty circuits. This metric qualifies the efficiency of the test stimuli. Results show that the numbers of un-detected mutants is almost the same with a behavioral or a structural fault model but is different when we use functional fault model. These results have been obtained for the faults detection of a LNA embedded in a complete WCDMA receiver. In our case, the functional description is not adapted to the qualification of production test set. At the contrary behavioral level description is interesting because it decreases test set qualification time and involves a good test set optimization.

VIII. References

- [1] Y. Joannon, V. Berouille, R. Khouri, C. Robach, S. Tedjini, J-L. Carbonero, "Using of Behavioral level AMS & RF Simulation for Validation Test Set Optimization", *Wireless Test Workshop (WTW07)*, 2007.
- [2] IEEE 1076.1 workgroup, *Language Reference Manual*, <http://www.vhdl.vhdl.org/analog>
- [3] Y. Joannon, V. Berouille, R. Khouri, C. Robach, S. Tedjini, J-L. Carbonero, "Behavioral modeling of WCDMA transceiver with VHDL-AMS language", *Design and Diagnostics of Electronic Circuits and Systems (DDECS'06)*, pp. 113-118, 2006.
- [4] K. S. Kundert, O. Zinke, "The Designer's guide to Verilog AMS", *CADENCE*, pp 13-33, June 2004.
- [5] MENTOR GRAPHICS, "CommLib RF VHDL-AMS Library", *Manual*, October 2005.
- [6] K. Saab, N. Ben-Hamida, B. Kaminska, "Parametric Fault Simulation and Test Vector Generation", *Design Automation and Test in Europe (DATE '00)*, p. 650, 2000.
- [7] A. Khous, A. Derieux, "Methodology for Fast and Accurate Analog Production Test Optimization", *5th IEEE International Mixed Signal Testing Workshop (IMSTW'99)*, pp. 215-219, 1999.
- [8] M.W. Tian and C. J. Shi, "Worst Case Tolerance Analysis of Linear Analog Circuits using Sensitivity Bands", *IEEE Transactions on Circuits and Systems - I: Fundamental Theory and Applications*, vol. 47, n. 8, pp. 1138-1145, 2000.

	Structural Specifications			Evaluation at Structural level			Evaluation at Functional level			Evaluation at Behavioral level		
	Structural Parameter	Typical Value	Limit value	Faulty circuits (PPM)	Detection limit of Structural Parameter SPd	Undetected faulty circuit with SPd (PPM)	Detection limit of translated Functional Parameter SPdT	Undetected faulty circuit with SPdT (PPM)	Error of undetected faulty circuits (%)	Detection limit of translated Behavioral Parameter SPdT	Undetected faulty circuit with SPdT (PPM)	Error of undetected faulty circuits (%)
Resistance (Ω)	R1 Max	2,500E+00	3,250E+00	7,944E-01	3,254E+00	8,791E-02	X	7,944E-01	88,93	3,253E+00	7,111E-02	2,12
	C3 Max	1,000E-12	1,100E-12	7,944E-01	1,100E-12	8,785E-02	X	7,944E-01	88,94	1,100E-12	7,099E-02	2,12
Capacitor (F)	C6 Max	1,400E-12	1,540E-12	7,944E-01	1,541E-12	8,794E-02	1,543E-12	3,220E-01	29,46	1,541E-12	7,111E-02	2,12
	C7 Max	1,000E-11	1,100E-11	7,944E-01	1,100E-11	8,802E-02	1,106E-11	6,324E-01	68,53	1,100E-11	7,116E-02	2,12
Inductor (H)	L1 Min	1,000E-06	9,500E-07	7,944E-01	9,498E-07	8,788E-02	1,149E-07	7,944E-01	88,94	9,498E-07	7,113E-02	2,11
	L1 Max	1,000E-06	1,050E-06	7,944E-01	1,050E-06	8,819E-02	X	7,944E-01	88,90	1,050E-06	7,099E-02	2,16
Transistor	LM_X2 Min	2,400E-07	2,360E-07	7,944E-01	2,360E-07	8,819E-02	X	7,944E-01	88,90	2,360E-07	7,143E-02	2,11
	LM_X2 Max	2,400E-07	2,567E-07	7,944E-01	2,568E-07	8,790E-02	3,663E-07	7,944E-01	88,93	2,567E-07	7,119E-02	2,10
	WF_X2 Min	1,000E-05	9,900E-06	7,944E-01	9,900E-06	8,802E-02	X	7,944E-01	88,92	9,900E-06	7,116E-02	2,12
	WF_X2 Max	1,000E-05	1,200E-05	7,944E-01	1,201E-05	8,793E-02	1,660E-05	7,944E-01	88,93	1,201E-05	7,108E-02	2,12

Tab. 3: Structural Parameter detection limits (SPd) computed