Communication Dans Un Congrès Année : 2006

3D ASSEMBLY TECHNOLOGY FOR HYBRID INTEGRATION OF HETEROGENOUS DEVICES

Résumé

For heterogeneous chip technologies (Power/Signal, Electronics/MEMS, CMOS/III-V's, ...) the three dimensional integration of hybrid assembled chips is a viable approach to overcome the issues encountered here. Especially when the interconnects become very dense (high I/O's) or signal voltages from chip to chip are vastly different, a non-ohmic contact via capacitive coupling can be a solution to overcome this issue. Submicron accuracies in the z-direction and low-micron accuracies in x/y are required to fulfill the needs of such a capacitive contact for 8x8µm2 sized pad arrays. The authors have successfully developed a chip, the interconnect scheme and the assembly process that allows the capacitive coupling of high I/O chips for electronic, MEMS and heterogeneous hybrid devices. The 3D Chip Stack was afterwards assembled on a test PCB with through via wirebonding. Envisioned concept shows the use of backside contacts e.g. PWR/GND/CLK for the top chip to be realized by integrated through via chip manufacturing as used in MEMS/MOEMS technology

Fichier principal
Vignette du fichier
dtip06009.pdf (1.77 Mo) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)
Licence
Loading...

Dates et versions

hal-00189248 , version 1 (20-11-2007)

Licence

Identifiants

  • HAL Id : hal-00189248 , version 1

Citer

E. Jung, S. Schmitz, K. Kaschlun, L. Magagni, A. Fazzi, et al.. 3D ASSEMBLY TECHNOLOGY FOR HYBRID INTEGRATION OF HETEROGENOUS DEVICES. DTIP 2006, Apr 2006, Stresa, Lago Maggiore, Italy. 5 p. ⟨hal-00189248⟩

Collections

103 Consultations
361 Téléchargements

Partager

  • More