A Heavy-Ion Tolerant Clock and Data Recovery Circuit for Satellite Embedded High-Speed Data Links
Résumé
A CDR circuit dedicated to satellite embedded high-speed data links is implemented in a 0.13 µm CMOS technology. Its design is based on an Injection-Locked Oscillator. Its SET sensitivity is evaluated thanks to heavy-ion irradiation.