<?xml version="1.0" encoding="utf-8"?>
<TEI xmlns="http://www.tei-c.org/ns/1.0" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:hal="http://hal.archives-ouvertes.fr/" xmlns:gml="http://www.opengis.net/gml/3.3/" xmlns:gmlce="http://www.opengis.net/gml/3.3/ce" version="1.1" xsi:schemaLocation="http://www.tei-c.org/ns/1.0 http://api.archives-ouvertes.fr/documents/aofr-sword.xsd">
  <teiHeader>
    <fileDesc>
      <titleStmt>
        <title>HAL TEI export of hal-00178989</title>
      </titleStmt>
      <publicationStmt>
        <distributor>CCSD</distributor>
        <availability status="restricted">
          <licence target="https://creativecommons.org/publicdomain/zero/1.0/">CC0 1.0 - Universal</licence>
        </availability>
        <date when="2026-05-22T07:52:58+02:00"/>
      </publicationStmt>
      <sourceDesc>
        <p part="N">HAL API Platform</p>
      </sourceDesc>
    </fileDesc>
  </teiHeader>
  <text>
    <body>
      <listBibl>
        <biblFull>
          <titleStmt>
            <title xml:lang="en">Early analysis of fault-based attack effects in secure circuits</title>
            <author role="aut">
              <persName>
                <forename type="first">Régis</forename>
                <surname>Leveugle</surname>
              </persName>
              <email type="md5">44f04a88c663e7dd448f10ddaaef9b75</email>
              <email type="domain">univ-grenoble-alpes.fr</email>
              <idno type="idhal" notation="string">regis-leveugle</idno>
              <idno type="idhal" notation="numeric">749865</idno>
              <idno type="halauthorid" notation="string">558-749865</idno>
              <affiliation ref="#struct-640"/>
            </author>
            <editor role="depositor">
              <persName>
                <forename>Lucie</forename>
                <surname>Torella</surname>
              </persName>
              <email type="md5">66185431a413e8ba3d3ee290a2814345</email>
              <email type="domain">univ-grenoble-alpes.fr</email>
            </editor>
          </titleStmt>
          <editionStmt>
            <edition n="v1" type="current">
              <date type="whenSubmitted">2007-10-12 15:52:20</date>
              <date type="whenModified">2026-03-26 11:44:10</date>
              <date type="whenReleased">2007-10-12 15:52:20</date>
              <date type="whenProduced">2007</date>
            </edition>
            <respStmt>
              <resp>contributor</resp>
              <name key="115957">
                <persName>
                  <forename>Lucie</forename>
                  <surname>Torella</surname>
                </persName>
                <email type="md5">66185431a413e8ba3d3ee290a2814345</email>
                <email type="domain">univ-grenoble-alpes.fr</email>
              </name>
            </respStmt>
          </editionStmt>
          <publicationStmt>
            <distributor>CCSD</distributor>
            <idno type="halId">hal-00178989</idno>
            <idno type="halUri">https://hal.science/hal-00178989</idno>
            <idno type="halBibtex">leveugle:hal-00178989</idno>
            <idno type="halRefHtml">&lt;i&gt;IEEE Transactions on Computers&lt;/i&gt;, 2007, Vol.56 (No.10, October), pp.1431-1434. &lt;a target="_blank" href="https://dx.doi.org/10.1109/TC.2007.1078"&gt;&amp;#x27E8;10.1109/TC.2007.1078&amp;#x27E9;&lt;/a&gt;</idno>
            <idno type="halRef">IEEE Transactions on Computers, 2007, Vol.56 (No.10, October), pp.1431-1434. &amp;#x27E8;10.1109/TC.2007.1078&amp;#x27E9;</idno>
            <availability status="restricted"/>
          </publicationStmt>
          <seriesStmt>
            <idno type="stamp" n="UGA">HAL Grenoble Alpes</idno>
            <idno type="stamp" n="CNRS">CNRS - Centre national de la recherche scientifique</idno>
            <idno type="stamp" n="UNIV-GRENOBLE1">Université Joseph Fourier - Grenoble I</idno>
            <idno type="stamp" n="INPG">Institut polytechnique de Grenoble</idno>
            <idno type="stamp" n="TIMA">Techniques of Informatics and Microelectronics for integrated systems Architecture</idno>
            <idno type="stamp" n="ACL">ACL</idno>
            <idno type="stamp" n="TEST-UGA">TEST-UGA</idno>
          </seriesStmt>
          <notesStmt>
            <note type="audience" n="2">International</note>
            <note type="popular" n="0">No</note>
            <note type="peer" n="1">Yes</note>
          </notesStmt>
          <sourceDesc>
            <biblStruct>
              <analytic>
                <title xml:lang="en">Early analysis of fault-based attack effects in secure circuits</title>
                <author role="aut">
                  <persName>
                    <forename type="first">Régis</forename>
                    <surname>Leveugle</surname>
                  </persName>
                  <email type="md5">44f04a88c663e7dd448f10ddaaef9b75</email>
                  <email type="domain">univ-grenoble-alpes.fr</email>
                  <idno type="idhal" notation="string">regis-leveugle</idno>
                  <idno type="idhal" notation="numeric">749865</idno>
                  <idno type="halauthorid" notation="string">558-749865</idno>
                  <affiliation ref="#struct-640"/>
                </author>
              </analytic>
              <monogr>
                <idno type="halJournalId" status="VALID">5369</idno>
                <idno type="issn">0018-9340</idno>
                <title level="j">IEEE Transactions on Computers</title>
                <imprint>
                  <publisher>Institute of Electrical and Electronics Engineers</publisher>
                  <biblScope unit="volume">Vol.56</biblScope>
                  <biblScope unit="issue">No.10, October</biblScope>
                  <biblScope unit="pp">1431-1434</biblScope>
                  <date type="datePub">2007</date>
                </imprint>
              </monogr>
              <idno type="doi">10.1109/TC.2007.1078</idno>
            </biblStruct>
          </sourceDesc>
          <profileDesc>
            <langUsage>
              <language ident="en">English</language>
            </langUsage>
            <textClass>
              <keywords scheme="author">
                <term xml:lang="en">fault-based-tests</term>
              </keywords>
              <classCode scheme="classification">PACS 85.42</classCode>
              <classCode scheme="halDomain" n="spi.nano">Engineering Sciences [physics]/Micro and nanotechnologies/Microelectronics</classCode>
              <classCode scheme="halTypology" n="ART">Journal articles</classCode>
              <classCode scheme="halOldTypology" n="ART">Journal articles</classCode>
              <classCode scheme="halTreeTypology" n="ART">Journal articles</classCode>
            </textClass>
            <abstract xml:lang="en">
              <p>Security often relies on functions implemented in hardware. But various types of attacks have been developed, in particular fault-based attacks allowing a hacker to observe abnormal behaviors, from which secret data can be inferred. Analyzing very early, during a circuit design, the potential impact of faults becomes therefore necessary to avoid security flaws. Dependability analysis environments have been developed to analyze the effect of "natural" faults, for example those induced by particles. This paper discusses the similarities and differences between the two types of application areas, and proposes extensions of the classical fault models to cover security-related constraints. Experimental results on a co-processor for RSA encryption demonstrate the need for such an extended fault model.</p>
            </abstract>
          </profileDesc>
        </biblFull>
      </listBibl>
    </body>
    <back>
      <listOrg type="structures">
        <org type="laboratory" xml:id="struct-640" status="OLD">
          <idno type="IdRef">02901364X</idno>
          <idno type="ISNI">0000 0001 2337 0176</idno>
          <idno type="RNSR">200311834E</idno>
          <idno type="ROR">https://ror.org/000063q30</idno>
          <orgName>Techniques de l'Informatique et de la Microélectronique pour l'Architecture des systèmes intégrés</orgName>
          <orgName type="acronym">TIMA</orgName>
          <date type="start">1995-01-01</date>
          <date type="end">2015-12-31</date>
          <desc>
            <address>
              <addrLine>46 avenue Félix Viallet38031 GRENOBLE Cedex 1</addrLine>
              <country key="FR"/>
            </address>
            <ref type="url">http://tima.univ-grenoble-alpes.fr/</ref>
          </desc>
          <listRelation>
            <relation active="#struct-51016" type="direct"/>
            <relation active="#struct-89889" type="direct"/>
            <relation name="UMR5159" active="#struct-441569" type="direct"/>
          </listRelation>
        </org>
        <org type="institution" xml:id="struct-51016" status="OLD">
          <idno type="IdRef">026404796</idno>
          <idno type="ROR">https://ror.org/02aj0kh94</idno>
          <orgName>Université Joseph Fourier - Grenoble 1</orgName>
          <orgName type="acronym">UJF</orgName>
          <date type="end">2015-12-31</date>
          <desc>
            <address>
              <addrLine>BP 53 - 38041 Grenoble Cedex 9</addrLine>
              <country key="FR"/>
            </address>
            <ref type="url">http://www.ujf-grenoble.fr/</ref>
          </desc>
        </org>
        <org type="institution" xml:id="struct-89889" status="OLD">
          <idno type="IdRef">026388804</idno>
          <idno type="ROR">https://ror.org/05sbt2524</idno>
          <orgName>Institut polytechnique de Grenoble - Grenoble Institute of Technology</orgName>
          <orgName type="acronym">Grenoble INP</orgName>
          <date type="start">2007-01-01</date>
          <date type="end">2019-12-31</date>
          <desc>
            <address>
              <addrLine>46 avenue Félix Viallet 38031 Grenoble Cedex 1</addrLine>
              <country key="FR"/>
            </address>
            <ref type="url">http://www.grenoble-inp.fr/</ref>
          </desc>
        </org>
        <org type="regroupinstitution" xml:id="struct-441569" status="VALID">
          <idno type="IdRef">02636817X</idno>
          <idno type="ISNI">0000000122597504</idno>
          <idno type="ROR">https://ror.org/02feahw73</idno>
          <orgName>Centre National de la Recherche Scientifique</orgName>
          <orgName type="acronym">CNRS</orgName>
          <date type="start">1939-10-19</date>
          <desc>
            <address>
              <country key="FR"/>
            </address>
            <ref type="url">https://www.cnrs.fr/</ref>
          </desc>
        </org>
      </listOrg>
    </back>
  </text>
</TEI>