High Efficiency Protection Solution for Off-Chip Memory in Embedded Systems - Archive ouverte HAL Access content directly
Conference Papers Year : 2007

High Efficiency Protection Solution for Off-Chip Memory in Embedded Systems

Abstract

This paper proposes a complete hardware solution for embedded systems that fully protects off-chip memory. Our security core is based on one-time pad (OTP) encryption and a CRC32 integrity check module. These modules safeguard external memories for embedded processors against a series of well-known attacks, including replay attacks, spoofing attacks and relocation attacks. The implementation limits memory space overhead to about 18.75% and reduces memory latency from 14 cycles for a alternate approach to 3 clock cycles. A FPGA-based implementation of the security core has been completed to gauge the security overhead and to compare our approach with existing solutions.
Fichier principal
Vignette du fichier
ersa07_article.pdf (390.12 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-00153120 , version 1 (08-06-2007)

Identifiers

  • HAL Id : hal-00153120 , version 1

Cite

Romain Vaslin, Guy Gogniat, Jean-Philippe Diguet, Russell Tessier, Wayne Burleson. High Efficiency Protection Solution for Off-Chip Memory in Embedded Systems. international conference on engineering of reconfigurable systems & algorithms, Jun 2007, Las Vegas, United States. pp.117. ⟨hal-00153120⟩
217 View
174 Download

Share

Gmail Facebook X LinkedIn More