

# Transmission electron microscopy of iridium silicide contacts for advanced MOSFET structures with Schottky source and drain

A. Laszcz, J. Katcki, J. Ratajczak, G. Larrieu, Emmanuel Dubois, X. Wallart

### ▶ To cite this version:

A. Laszcz, J. Katcki, J. Ratajczak, G. Larrieu, Emmanuel Dubois, et al.. Transmission electron microscopy of iridium silicide contacts for advanced MOSFET structures with Schottky source and drain. Journal of Alloys and Compounds, 2004, 382, pp.24-28. 10.1016/j.jallcom.2004.03.145 . hal-00140977

## HAL Id: hal-00140977 https://hal.science/hal-00140977v1

Submitted on 4 Oct 2024

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

### Transmission electron microscopy of iridium silicide contacts for advanced MOSFET structures with Schottky source and drain

A. Łaszcz<sup>a</sup>, J. Kątcki<sup>a,\*</sup>, J. Ratajczak<sup>a</sup>, G. Larrieu<sup>b</sup>, E. Dubois<sup>b</sup>, X. Wallart<sup>b</sup>

<sup>a</sup> Institute of Electron Technology, Al. Lotników 32/46, 02-668 Warsaw, Poland <sup>b</sup> IEMN/ISEN, UMRS CNRS 8520, Avenue Poincare, Cite Scientifique, BP 69, 59652 Villeneuve d'Ascq Cedex, France

#### Abstract

The IrSi<sub>x</sub> contacts have been used in Accumulated Low Schottky Barrier MOSFET on SOI. An IrSi<sub>x</sub> layer is formed as a result of reaction between metal and semiconductor during annealing. The process of silicidation in the Ir/Si/SiO<sub>2</sub>/Si structure has been studied by means of cross-sectional transmission electron microscopy (XTEM). The influence of annealing temperatures (300, 600, 900 °C) on silicide formation was analysed. The formation of a thin IrSi<sub>x</sub> layer was observed at a temperature as low as 300 °C. In the Ir/Si/SiO<sub>2</sub>/Si structure annealed at 600 °C, the Ir atoms are shown to penetrate across the Si layer, causing disturbance of the Ir/Si interface. After annealing at 900 °C large IrSi<sub>x</sub> islands were formed in Si. The expansion of the IrSi<sub>x</sub> grains in the Si layer was observed. TEM results were correlated with XPS and electrical measurements.

Keywords: Transmission electron microscopy; Photoelectron spectroscopy; Semiconductors; Surfaces and interfaces; Thin films

#### 1. Introduction

In a good accumulated low Schottky barrier-SOI-MOSFET device, the source/drain (S/D) contacts should have a very high barrier to the substrate to reduce leakage current whereas a very low barrier height to the inverted channel to have an unimpeded drain current [1]. In order to alleviate these two conflicting constraints on the barrier height, a thin silicon-on-insulator (SOI) substrate can be judiciously used to eliminate the first requirement [2]. In this context, IrSi-based metallic S/D junctions appear as a very competitive candidate because this silicide demonstrates the lowest known Schottky barrier to holes [3] potentially even more attractive than PtSi-based contacts for the integration of PMOS transistors [2,4].

The Ir–Si phases are formed when Ir is deposited on Si and silicided by subsequent annealing [5]. Petersson et al. [6] reported that at annealing temperatures: 400-600 °C, 500-950 °C and 1000 °C IrSi, IrSi<sub>1.75</sub> and IrSi<sub>3</sub> phases were formed, respectively. The another compositions of the Ir–Si phase, such as Ir<sub>3</sub>Si<sub>5</sub> and Ir<sub>3</sub>Si<sub>4</sub> (formed in ultrahigh vac-

uum) have been found by Engström et al. [7] and by Chung and Hwang [8].

One of important issues is the influence of the Schottky barrier contact microstructure on its electrical properties. The differences in Schottky barrier heights depend on phase composition and microstructures of the Ir–Si system [5,9–11]. TEM investigation is very important for technology optimization and understanding the electrical performance of Schottky contact.

The aim of this paper is the investigation of the influence of the annealing temperature on silicidation process in the Ir/Si/SiO<sub>2</sub> contact structure to p-type Si by means of transmission electron microscopy (TEM). Results of TEM observations have been correlated to XPS and electrical measurements.

#### 2. Experimental

The Ir layer was deposited by means of e-gun evaporation on the SOI structure. The thicknesses of the Ir, Si and SiO<sub>2</sub> layers were 15, 100 and 400 nm, respectively. In order to form Schottky contacts the samples were annealed by rapid-thermal-annealing (RTA) process at following temperatures: 300, 600, 900  $^\circ C$  for 120 s under  $N_2 + H_2$  (3%).

The process of silicidation in the Ir/Si/SiO<sub>2</sub>/Si contact structure has been investigated by means of cross-sectional transmission electron microscopy (XTEM). The TEM specimens were prepared by the method described in [12] and studied in a JEM-200CX transmission electron microscope operating at 200 kV. XPS analysis was carried out on Physical Electronics 5600 spectrometer fitted in a UHV chamber (base pressure  $1 \times 10^{-10}$  Torr). We use a monochromatized Al X-ray source (hv = 1487 eV) and the detection angle is  $45^{\circ}$  with respect to the sample surface normal. For depth profile analysis, we use an Ar<sup>+</sup> ion gun with an ion energy of 1 keV and a beam raster of 5 mm × 5 mm. Concentration profiles are obtained using standard sensitivity factors provided by the manufacturer.

#### 3. Results and discussion

#### 3.1. TEM analysis

A TEM cross-section of an as-deposited  $Ir/Si/SiO_2$  contact to the p-type Si substrate is shown in Fig. 1. The thicknesses of Ir and Si layers are 15 and 100 nm, respectively. Small grains are observed in the Ir layer. The Ir/Si interface is smooth.

During annealing at 300 °C for 120 s between Ir and Si layers a 3 nm thick  $IrSi_x$  layer was formed (Fig. 2). Formation of this layer caused decreasing of the thickness of the Ir layer, since a part of the Ir layer was consumed during silicidation process. The thickness of the Ir layer is about 12 nm. Similar studies of a thin  $IrSi_x$  layer formed below 500 °C were reported [5,11]. The  $Ir/IrSi_x$  and  $IrSi_x/Si$  interfaces are smooth.

In Fig. 3a and b TEM cross-sections of the Ir/Si/SiO<sub>2</sub>/Si structure annealed at 600 °C for 120 s is shown. At this tem-



Fig. 1. Cross-sectional TEM view of an as-deposited  $\mbox{Ir/Si/SiO}_2$  contact to the p-type Si.

perature practically the whole Ir layer reacts with silicon, therefore a thick  $IrSi_x$  layer is formed. In certain areas the thickness of the  $IrSi_x$  layer increases up to a half of the Si layer thickness. In this case a grained structure of the silicide layer becomes visible. Due to the fact that silicide penetration depth into silicon is considerable in certain regions, the  $IrSi_x/Si$  interface is very uneven.

At 900 °C the silicidation process is more intense than at lower temperatures (Fig. 4a and b). The tendency of the IrSi<sub>x</sub> layer to expand into the Si layer, visible even at 600 °C, enables IrSi<sub>x</sub> grains to consume the whole thickness of the Si layer and touch the SiO<sub>2</sub> interface, which prevents further growth. The growth is also limited by the small quantity of deposited Ir. In certain areas there is not enough Ir at the surface, therefore, islands are created (IrSi<sub>x</sub> grains separated by silicon) after all Ir atoms reacted with silicon.

According to Petersson et al. [6] and Ohdomari et al. [10] one can expect that at  $300 \,^{\circ}$ C the IrSi phase is formed while at temperatures 600 and 900  $^{\circ}$ C the IrSi<sub>1.75</sub> phase can be expected.

#### 3.2. Electrical characterisation

Electrical measurements of Ir-based silicide contacts have been carried out to determine the annealing conditions that provide the lowest Schottky barrier to holes and, therefore



Fig. 2. TEM cross-section of the Ir/Si/SiO\_/Si structure annealed at 300  $^\circ\text{C}$  for 120 s.



Fig. 3. (a, b) Cross-sectional TEM views of the Ir/Si/SiO2/Si structure annealed at 600 °C for 120 s.

the lowest specific contact resistance that characterizes the carrier transport through the silicide/silicon interface. The maximum current drive capability as defined in [4] has been extracted from current–voltage characteristics measured in the 170-300 °K temperature range. This information is reported in Fig. 5 for different annealing conditions. Surprisingly, the silicide compound formed at ambient temperature exhibits a significant current drive. The best electrical performance is obtained at the annealing temperature of 300 °C. For thermal treatments realized at higher temperatures ( $600-900^{\circ}$ C), a severe decrease of the current performance is observed in conjunction with the increase of size of silicide grains and in direct relation with the degradation of the Ir–Si interface in terms of smoothness and homogeneity.

#### 3.3. XPS analysis

In order to investigate the interfacial layer, an XPS depth profile was recorded on the sample annealed at 300 °C. Fig. 6 gives the Si and Ir concentration depth profiles depending on the chemical environment of each element. The Ir4f profile can be decomposed into two Ir4f(IrSi<sub>x</sub>) and Ir4f(Ir) contributions. The corresponding deconvolution basis of spectra shows that the Ir4f spin-orbit doublet exhibits a chemical shift of 0.3 eV from 60.7 to 61 eV relevant to the elemental Ir and IrSi<sub>x</sub> emission lines, respectively. This result is also consolidated by the concomitant chemical shift of the Si2p emission line. Using a basis of two Si2p spectra centered around 99.2 eV for Si2p(Si) and 99.65 eV for Si2p(IrSi<sub>x</sub>), the original Si2p profile can also be deconvolved into two



Fig. 4. (a, b) TEM cross-sections of the Ir/Si/SiO<sub>2</sub>/Si structure annealed at 900 °C for 120 s.



Fig. 5. Electrical characterisation of IrSi-based silicide contacts obtained at different temperatures (not annealed and RTA annealing at 300, 500, 600, 700, 800 and 900  $^{\circ}$ C). The best current drive is obtained at an annealing temperature of 300  $^{\circ}$ C. The current performance is directly connected to the smoothness and homogeneity of the IrSi/Si interface confirmed by TEM analysis.



Fig. 6. XPS analysis of the IrSi silicide layer obtained by a 300 °C annealing during 120 s. Atomic concentration profiles obtained from the Si2p and Ir4f photoemission lines after deconvolution to determine the chemical environment of each specie. The original Si2p depth profile is deconvolved into its Si2p(IrSi<sub>x</sub>) and elemental Si2p(Si) contributions. The original Ir4f depth profile is deconvolved into its Ir4f(IrSi<sub>x</sub>) and elemental Ir4f(IrSi<sub>x</sub>) and elemental Ir4f(IrSi<sub>x</sub>) and elemental Ir4f(IrSi<sub>x</sub>) and Ir5i<sub>x</sub> compound also confirmed by the TEM analysis of Fig. 2.

contributions that indicate the formation of  $IrSi_x$  silicide-like bonds. On the other hand, the presence of a continuous  $IrSi_x$ silicide layer at the Ir/Si interface appears consistent with the TEM analysis presented in Fig. 2.

#### 4. Conclusion

The intensity of the reaction of silicidation process depends on annealing temperature. Annealing at 300 °C causes a partial reaction between Ir and Si, resulting in the formation of a very thin  $IrSi_x$  layer. At the temperature of 600 °C the entire Ir layer is consumed in silicidation reaction. Annealing at 900 °C causes the formation of  $IrSi_x$  islands in Si.

It is demonstrated that the best electrical performance is obtained at an annealing temperature of 300 °C for which TEM analysis reveals a continuous and regular layer of  $IrSi_x$  clearly identified by XPS experiments.

#### Acknowledgements

This publication is based on the work partly sponsored by the European Commission under the project "Source Drain Architecture for Advanced MOS Technology" (IST-2000-26475 SODAMOS). The authors are very much indebted to Ms. D. Szczepańska and Mr. J. Gazda for assistance in specimen preparation and Ms. J. Wiącek for careful preparation of micrographs.

#### References

- D. Misra, V.S. Simhadri, Solid State Electron. 35 (1992) 829– 833.
- [2] E. Dubois, G. Larrieu, Solid State Electron. 46 (2002) 997-1004.
- [3] S.P. Murarka, Silicides for VLSI Applications, Academic Press, 1983.
  [4] G. Larrieu, E. Dubois, X. Wallart, X. Baie, J. Katcki, J. Appl. Phys.
- 94 (2003) 7801–7810. [5] D. Wörle, H. Grünleitner, V. Demuth, C. Kumpf, H.P. Strunk,
- E. Burkel, M. Schulz, Appl. Phys. A 66 (1998) 629–637.
- [6] S. Petersson, J. Baglin, W. Hammer, F. D'Heurle, T.S. Kuan, I. Ohdomari, J. de Sousa Pires, P. Tove, J. Appl. Phys. 50 (1979) 3357–3365.
- [7] I. Engström, T. Lindsten, E. Zdansky, Acta Chem. Scand. A 41 (1987) 237–242.

- [8] C.K. Chung, J. Hwang, J. Appl. Phys. 76 (1994) 1937–1939.
- [9] C.K. Chung, J. Hwang, T.H. Jaw, D.S. Wuu, Thin Solid Films 373 (2000) 68–72.
- [10] I. Ohdomari, T.S. Kuan, K.N. Tu, J. Appl. Phys. 50 (1979) 7020– 7029.
- [11] V. Demuth, H.P. Strunk, D. Wörle, C. Kumpf, E. Burkel, M. Schulz, Appl. Phys. A 68 (1999) 451–455.
- [12] J. Katcki, J. Ratajczak, M. Maląg, M. Piskorski, in: A.G. Cullis, A.E. Staton-Bevan (Eds.), Microscopy of Semiconducting Materials, Inst. Phys. Ser. 146, Inst. Phys., Bristol, 1995, pp. 273–276.