Large optimisation of source/drain architecture in double gate CMOS using combined static and transient analysis - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2006

Large optimisation of source/drain architecture in double gate CMOS using combined static and transient analysis

Fichier non déposé

Dates et versions

hal-00138694 , version 1 (27-03-2007)

Identifiants

  • HAL Id : hal-00138694 , version 1

Citer

Christophe Krzeminski, Emmanuel Dubois. Large optimisation of source/drain architecture in double gate CMOS using combined static and transient analysis. Materials Research Society Spring Meeting, MRS Spring 2006, Transistor Scaling - Methods, Materials, and Modeling, 2006, Moscone West, San-Franscico, CA, United States. ⟨hal-00138694⟩
14 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More