A High Level SoC Power Estimation Based on IP Modeling - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2006

A High Level SoC Power Estimation Based on IP Modeling

Résumé

Current electronic system design requires to be concerned with power consumption consideration. However, in a lot of design tools, the application power consumption budget is estimated after RTL synthesis. We propose in this article a methodology based on measurements which allows to model the application power consumption with architectural and algorithmic parameters. So, the modeled applications can be added in a library in order to help the system designer to determine early in the design flow the best adequacy between high performances and low power consumption.
Fichier non déposé

Dates et versions

hal-00105873 , version 1 (12-10-2006)

Identifiants

  • HAL Id : hal-00105873 , version 1

Citer

David Elleouet, Nathalie Julien, Dominique Houzet. A High Level SoC Power Estimation Based on IP Modeling. 13th Reconfigurable Architectures Workshop, Apr 2006, Rhodes Island, Greece. pp.XX-XX. ⟨hal-00105873⟩
343 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More