A FPGA Power Aware Design Flow
Résumé
Today and tomorow, Electronic system design requires being concerned with the power issues. Currently usual design tools consider the application power consumption after RTL synthesis. We propose in this article a FPGA design flow wihich integrates the power consideration at the early stages. Thus, the designer determines quickly the algorithm and architecture adequacy wich respect thee design specification and the power budget.