A Reconfigurable architecture for MIMO Square Root Decoder, reconfigurable computing: architectures and applications. - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue Lecture Notes in Computer Science Année : 2006

A Reconfigurable architecture for MIMO Square Root Decoder, reconfigurable computing: architectures and applications.

Fichier non déposé

Dates et versions

hal-00102321 , version 1 (29-09-2006)

Identifiants

  • HAL Id : hal-00102321 , version 1

Citer

Hongzhi Wang, Pierre Leray, Jacques Palicot. A Reconfigurable architecture for MIMO Square Root Decoder, reconfigurable computing: architectures and applications.. Lecture Notes in Computer Science, 2006, 317-322, Springer. ⟨hal-00102321⟩
90 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More