Fast Prototyping of Reconfigurable Architectures From a C Program - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2003

Fast Prototyping of Reconfigurable Architectures From a C Program

Résumé

Rapid evaluation and design space exploration at the algorithmic level are important issues in the design cycle. In this paper we propose an original area vs delay estimation methodology that targets reconfigurable architectures. Two main steps compose the estimation flow: i) the structural estimation which is technological independent and performs an automatic design space exploration and ii) the physical estimation which performs a technologic mapping to the target reconfigurable architecture. Experiments conducted on Xilinx (XC4000, Virtex) and Altera (Flex10K, Apex) components for a 2D DWT and a speech coder lead to an average error of about 10 % for temporal values and 18 % for area estimations.
Fichier principal
Vignette du fichier
bilavarn_2003iscas.pdf (246.59 Ko) Télécharger le fichier

Dates et versions

hal-00089429 , version 1 (18-08-2006)

Identifiants

  • HAL Id : hal-00089429 , version 1

Citer

Sébastien Bilavarn, Guy Gogniat, Jean Luc Philippe, Lilian Bossuet. Fast Prototyping of Reconfigurable Architectures From a C Program. 2003, pp.XX. ⟨hal-00089429⟩

Collections

CNRS LESTER
56 Consultations
115 Téléchargements

Partager

Gmail Facebook X LinkedIn More