IP Processor Core Platform Selection According to SoC Architecture: a case study - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2004

IP Processor Core Platform Selection According to SoC Architecture: a case study

Résumé

This work aims to compare several IP core processor based platforms according to the following key parameters: FPGA architecture, coprocessor and accelerator integration, RTOS and HW-SW refinement tools. These key parameters are required to select a flexible and high performance IP processor core (and the associated tools) in order to implement an efficient mono-processor PACM (Processor – Accelerator – Coprocessor – Memory) architecture model. A case study for the PACM architecture model has been targeted in order to validate our key parameters. Four IP processor cores were candidate to implement the PACM architecture model. Finally, the selected ones corresponds to the Nios soft processor core within its development kit (Quartus, SOPC Builder and STRATIX device) and a shading algorithm for 3D image treatment was implemented to prove the IP processor core platform adequacy with our PACM architecture model.
Fichier principal
Vignette du fichier
aoudni_2004ipsoc.pdf (240.16 Ko) Télécharger le fichier
Loading...

Dates et versions

hal-00089414 , version 1 (18-10-2006)

Identifiants

  • HAL Id : hal-00089414 , version 1

Citer

Yassine Aoudni, Nader Ben Amor, Guy Gogniat, Jean Luc Philippe, Mohamed Abid. IP Processor Core Platform Selection According to SoC Architecture: a case study. 2004, pp.5. ⟨hal-00089414⟩

Collections

CNRS LESTER
160 Consultations
81 Téléchargements

Partager

Gmail Facebook X LinkedIn More