An optimal architecture for a multi-standard reconfigurable radio: Cost-minimising common operators under latency constraints - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2006

An optimal architecture for a multi-standard reconfigurable radio: Cost-minimising common operators under latency constraints

Résumé

We build a mathematical model to determine an optimal architecture for a multi-standard reconfigurable radio. We examine the trade-off between (a) building complex dedicated functional modules providing high performance at a high cost (as well as size and weight) (“Velcro approach”), versus (b) relying on simpler lower-level components, which reduces cost but increases system latency. On the foundation of the “common operators” approach, we describe a procedure that identifies an architecture that minimises the cost of the radio, while keeping its latency under specified limits.

Domaines

Autre
Fichier principal
Vignette du fichier
sdr_arch_ist06fn.pdf (433.05 Ko) Télécharger le fichier
Loading...

Dates et versions

hal-00084085 , version 1 (05-07-2006)

Identifiants

  • HAL Id : hal-00084085 , version 1

Citer

Virgilio Rodriguez, Christophe Moy, Jacques Palicot. An optimal architecture for a multi-standard reconfigurable radio: Cost-minimising common operators under latency constraints. IST Mobile Summit'06, 2006, Mykonos, Greece. ⟨hal-00084085⟩
169 Consultations
116 Téléchargements

Partager

Gmail Facebook X LinkedIn More